Formal verification : an essential toolkit for modern VLSI design /

Show other versions (3)

Formal Verification: An Essential Toolkit for Modern VLSI Design, Second Edition presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mat...

Full description

Bibliographic Details
Call Number:Libro Electrónico
Main Authors: Seligman, Erik (Author), Schubert, E. Thomas, 1959- (Author), Kumar, M. V. Achutha Kiran (Author)
Format: Electronic eBook
Language:Inglés
Published: Cambridge, MA : Morgan Kaufmann, [2023]
Edition:Second edition.
Subjects:
Electronic circuits > Testing.
Integrated circuits > Very large scale integration > Design and construction.
Verilog (Computer hardware description language)
Verilog (Langage de description de matériel informatique)
Electronic circuits > Testing
Integrated circuits > Very large scale integration > Design and construction
Online Access:Texto completo (Requiere registro previo con correo institucional)

Internet

Texto completo (Requiere registro previo con correo institucional)

Items no disponibles

Holdings details from

Similar Items