Advances in Embedded and Fan-Out Wafer Level Packaging Technologies /
Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 ye...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Keser, Beth (Autor), Kroehnert, Steffen (Autor) |
Autor Corporativo: | Safari, an O'Reilly Media Company |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Wiley-IEEE Press,
2019.
|
Edición: | 1st edition. |
Temas: | |
Acceso en línea: | Texto completo (Requiere registro previo con correo institucional) |
Ejemplares similares
-
Advances in embedded and fan-out wafer level packaging technologies /
Publicado: (2019) -
Wafer-Level Testing and Test During Burn-In for Integrated Circuits.
por: Bahukudumbi, Sudarshan
Publicado: (2010) -
Wafer-level testing and test during burn-in for integrated circuits /
por: Bahukudumbi, Sudarshan, et al.
Publicado: (2010) -
IC layout basics : a practical guide /
por: Saint, Christopher, 1961-
Publicado: (2002) -
System-on-chip test architectures : nanometer design for testability /
Publicado: (2008)