Designing 2D and 3D Network-on-Chip Architectures
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms,...
Cote: | Libro Electrónico |
---|---|
Auteurs principaux: | Tatas, Konstantinos (Auteur), Siozios, Kostas (Auteur), Soudris, Dimitrios (Auteur), Jantsch, Axel (Auteur) |
Collectivité auteur: | SpringerLink (Online service) |
Format: | Électronique eBook |
Langue: | Inglés |
Publié: |
New York, NY :
Springer New York : Imprint: Springer,
2014.
|
Édition: | 1st ed. 2014. |
Sujets: | |
Accès en ligne: | Texto Completo |
Documents similaires
-
Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /
par: Mandal, Ayan, et autres
Publié: (2014) -
Routing Algorithms in Networks-on-Chip
Publié: (2014) -
Microarchitecture of Network-on-Chip Routers A Designer's Perspective /
par: Dimitrakopoulos, Giorgos, et autres
Publié: (2015) -
Power Distribution Networks with On-Chip Decoupling Capacitors
par: Jakushokas, Renatas, et autres
Publié: (2011) -
3D Video Coding for Embedded Devices Energy Efficient Algorithms and Architectures /
par: Zatt, Bruno, et autres
Publié: (2013)