Verification Methodology Manual for SystemVerilog

Functional verification remains one of the single biggest challenges in the development of complex system-on-chip (SoC) devices. Despite the introduction of successive new technologies, the gap between design capability and verification confidence continues to widen. The biggest problem is that thes...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Bergeron, Janick (Autor), Cerny, Eduard (Autor), Hunter, Alan (Autor), Nightingale, Andy (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer US : Imprint: Springer, 2006.
Edición:1st ed. 2006.
Temas:
Electronic circuits.
Compilers (Computer programs).
Computer-aided engineering.
Electronics.
Electrical engineering.
Electronic Circuits and Systems.
Compilers and Interpreters.
Computer-Aided Engineering (CAD, CAE) and Design.
Electronics and Microelectronics, Instrumentation.
Electrical and Electronic Engineering.
Acceso en línea:Texto Completo

Internet

Texto Completo

Items no disponibles

Detalle de Existencias desde

Ejemplares similares