Cargando…

Accelerating Test, Validation and Debug of High Speed Serial Interfaces

High-Speed Serial Interface (HSSI) devices have become widespread in communications, from the embedded to high-performance computing systems, and from on-chip to a wide haul. Testing of HSSIs has been a challenging topic because of signal integrity issues, long test time and the need of expensive in...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Fan, Yongquan (Autor), Zilic, Zeljko (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Dordrecht : Springer Netherlands : Imprint: Springer, 2011.
Edición:1st ed. 2011.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-90-481-9398-1
003 DE-He213
005 20220117232547.0
007 cr nn 008mamaa
008 101029s2011 ne | s |||| 0|eng d
020 |a 9789048193981  |9 978-90-481-9398-1 
024 7 |a 10.1007/978-90-481-9398-1  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Fan, Yongquan.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Accelerating Test, Validation and Debug of High Speed Serial Interfaces  |h [electronic resource] /  |c by Yongquan Fan, Zeljko Zilic. 
250 |a 1st ed. 2011. 
264 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2011. 
300 |a IX, 100 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
520 |a High-Speed Serial Interface (HSSI) devices have become widespread in communications, from the embedded to high-performance computing systems, and from on-chip to a wide haul. Testing of HSSIs has been a challenging topic because of signal integrity issues, long test time and the need of expensive instruments. Accelerating Test, Validation and Debug of High Speed Serial Interfaces provides innovative test and debug approaches and detailed instructions on how to arrive to practical test of modern high-speed interfaces. Accelerating Test, Validation and Debug of High Speed Serial Interfaces first proposes a new algorithm that enables us to perform receiver test more than 1000 times faster. Then an under-sampling based transmitter test scheme is presented. The scheme can accurately extract the transmitter jitter and finish the whole transmitter test within 100ms, while the test usually takes seconds. The book also presents and external loopback-based testing scheme, where and FPGA-based BER tester and a novel jitter injection technique are proposed. These schemes can be applied to validate, test and debug HSSIs with data rate up to 12.5Gbps at a lower test cost than pure ATE solutions. In addition, the book introduces an efficieng scheme to implement high performance Gaussian noise generators, suitable for evaluating BER performance under noise conditions. 
650 0 |a Electronic circuits. 
650 0 |a Software engineering. 
650 0 |a Electronics. 
650 0 |a Electronic digital computers-Evaluation. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Software Engineering. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a System Performance and Evaluation. 
700 1 |a Zilic, Zeljko.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9789048193974 
776 0 8 |i Printed edition:  |z 9789400789739 
776 0 8 |i Printed edition:  |z 9789048193998 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-90-481-9398-1  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)