Error Control for Network-on-Chip Links
As technology scales into nanoscale regime, it is impossible to guarantee the perfect hardware design. Moreover, if the requirement of 100% correctness in hardware can be relaxed, the cost of manufacturing, verification, and testing will be significantly reduced. Many approaches have been proposed t...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Fu, Bo (Autor), Ampadu, Paul (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2012.
|
Edición: | 1st ed. 2012. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Low Power Networks-on-Chip
Publicado: (2011) -
Reliability, Availability and Serviceability of Networks-on-Chip
por: Cota, Érika, et al.
Publicado: (2012) -
On-Chip Interconnect with aelite Composable and Predictable Systems /
por: Hansson, Andreas, et al.
Publicado: (2011) -
Processor and System-on-Chip Simulation
Publicado: (2010) -
Programming Many-Core Chips
por: Vajda, András
Publicado: (2011)