Error Control for Network-on-Chip Links
As technology scales into nanoscale regime, it is impossible to guarantee the perfect hardware design. Moreover, if the requirement of 100% correctness in hardware can be relaxed, the cost of manufacturing, verification, and testing will be significantly reduced. Many approaches have been proposed t...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | , |
Autor Corporativo: | |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2012.
|
Edición: | 1st ed. 2012. |
Temas: | |
Acceso en línea: | Texto Completo |