Design for Manufacturability and Yield for Nano-Scale CMOS
As we approach the 32 nm CMOS technology node the design and manufacturing communities are dealing with a lithography system that has to print circuit artifacts that are significantly less than half the wavelength of the light source used, with new materials, with tighter pitches, and higher aspect...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Chiang, Charles (Autor), Kawa, Jamil (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2007.
|
Edición: | 1st ed. 2007. |
Colección: | Integrated Circuits and Systems,
|
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms
por: Ma, Zhe, et al.
Publicado: (2007) -
Functional Verification of Programmable Embedded Architectures A Top-Down Approach /
por: Mishra, Prabhat, et al.
Publicado: (2005) -
Leakage in Nanometer CMOS Technologies
Publicado: (2006) -
CMOS Current-Mode Circuits for Data Communications
por: Yuan, Fei
Publicado: (2007) -
Optimized ASIP Synthesis from Architecture Description Language Models
por: Schliebusch, Oliver, et al.
Publicado: (2007)