Nanometer Technology Designs High-Quality Delay Tests /
While adopting newer, better fabrication technologies provides higher integration and enhances performance, it also increases the types of manufacturing defects. With design size in millions of gates and working frequency in GHz, timing-related defects have become a high proportion of the total chip...
Clasificación: | Libro Electrónico |
---|---|
Autor principal: | Ahmed, Nisar (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2008.
|
Edición: | 1st ed. 2008. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Leakage in Nanometer CMOS Technologies
Publicado: (2006) -
Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
por: Castro López, Rafael, et al.
Publicado: (2006) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™ /
por: da Silva, Francisco, et al.
Publicado: (2006) -
Static Timing Analysis for Nanometer Designs A Practical Approach /
por: Bhasker, J., et al.
Publicado: (2009) -
Standardized Functional Verification
por: Wiemann, Alan
Publicado: (2008)