SAT-Based Scalable Formal Verification Solutions
Functional verification has become an important aspect of the chip design process. Significant resources, both in industry and academia, are devoted to the design complexity and verification endeavors. SAT-Based Scalable Formal Verification Solutions discusses in detail several of the latest and int...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Ganai, Malay (Autor), Gupta, Aarti (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2007.
|
Edición: | 1st ed. 2007. |
Colección: | Integrated Circuits and Systems,
|
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Scalable Hardware Verification with Symbolic Simulation
por: Bertacco, Valeria
Publicado: (2006) -
Constraint-Based Verification
por: Yuan, Jun, et al.
Publicado: (2006) -
Scalable Techniques for Formal Verification
por: Ray, Sandip
Publicado: (2010) -
Functional Verification Coverage Measurement and Analysis
por: Piziali, Andrew
Publicado: (2008) -
Standardized Functional Verification
por: Wiemann, Alan
Publicado: (2008)