Cargando…
Embedded SoPC design with NIOS II processor and Verilog examples /
"This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large n...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Hoboken, N.J. :
Wiley,
©2012.
|
| Temas: | |
| Acceso en línea: | Texto completo (Requiere registro previo con correo institucional) |
MARC
| LEADER | 00000cam a22000008a 4500 | ||
|---|---|---|---|
| 001 | OR_ocn774024203 | ||
| 003 | OCoLC | ||
| 005 | 20231017213018.0 | ||
| 006 | m o d | ||
| 007 | cr cn||||||||| | ||
| 008 | 120125s2012 nju ob 001 0 eng | ||
| 010 | |a 2012003493 | ||
| 040 | |a DLC |b eng |e pn |c DLC |d EBLCP |d N$T |d YDXCP |d MERUC |d CDX |d DG1 |d OCLCQ |d IDEBK |d E7B |d UMI |d COO |d DEBSZ |d OCLCQ |d OCLCF |d DEBBG |d OCLCQ |d AZK |d DG1 |d OCLCQ |d COCUF |d DG1 |d Z5A |d MOR |d LIP |d PIFAG |d ZCU |d OCLCQ |d U3W |d OCLCQ |d UUM |d STF |d WRM |d CEF |d NRAMU |d ICG |d INT |d VT2 |d OCLCQ |d WYU |d OCLCQ |d UAB |d OCLCQ |d YOU |d K6U |d DKC |d OCLCQ |d UX1 |d OCLCQ |d UHL |d OCLCQ |d UKAHL |d OCLCQ |d UKCRE |d OCLCO |d OCLCQ |d OCLCO | ||
| 019 | |a 795914176 |a 817082380 |a 825072133 |a 961530788 |a 962709321 |a 988505943 |a 992040392 |a 1037794772 |a 1038684152 |a 1045520669 |a 1055335121 |a 1065759774 |a 1081268647 |a 1101713974 |a 1103261090 |a 1124298697 |a 1129353609 |a 1152976751 |a 1153517168 |a 1192346359 |a 1228554999 |a 1240521532 | ||
| 020 | |a 9781118309469 |q (electronic bk.) | ||
| 020 | |a 1118309464 |q (electronic bk.) | ||
| 020 | |a 9781118309728 |q (electronic bk.) | ||
| 020 | |a 1118309723 |q (electronic bk.) | ||
| 020 | |a 1280592397 | ||
| 020 | |a 9781280592393 | ||
| 020 | |a 1118011031 | ||
| 020 | |a 9781118011034 | ||
| 020 | |z 9781118309445 | ||
| 020 | |z 1118309448 | ||
| 020 | |z 1118309464 | ||
| 020 | |z 9781118309575 | ||
| 020 | |z 111830957X | ||
| 020 | |z 9781118011034 |q (hardback) | ||
| 029 | 1 | |a AU@ |b 000050492075 | |
| 029 | 1 | |a CHBIS |b 010879264 | |
| 029 | 1 | |a CHNEW |b 000939019 | |
| 029 | 1 | |a CHVBK |b 480193037 | |
| 029 | 1 | |a DEBBG |b BV041120988 | |
| 029 | 1 | |a DEBBG |b BV041908621 | |
| 029 | 1 | |a DEBBG |b BV044160168 | |
| 029 | 1 | |a DEBSZ |b 396759076 | |
| 029 | 1 | |a DEBSZ |b 400440547 | |
| 029 | 1 | |a DEBSZ |b 431073015 | |
| 029 | 1 | |a NZ1 |b 14699130 | |
| 029 | 1 | |a AU@ |b 000066260863 | |
| 029 | 1 | |a AU@ |b 000068443140 | |
| 035 | |a (OCoLC)774024203 |z (OCoLC)795914176 |z (OCoLC)817082380 |z (OCoLC)825072133 |z (OCoLC)961530788 |z (OCoLC)962709321 |z (OCoLC)988505943 |z (OCoLC)992040392 |z (OCoLC)1037794772 |z (OCoLC)1038684152 |z (OCoLC)1045520669 |z (OCoLC)1055335121 |z (OCoLC)1065759774 |z (OCoLC)1081268647 |z (OCoLC)1101713974 |z (OCoLC)1103261090 |z (OCoLC)1124298697 |z (OCoLC)1129353609 |z (OCoLC)1152976751 |z (OCoLC)1153517168 |z (OCoLC)1192346359 |z (OCoLC)1228554999 |z (OCoLC)1240521532 | ||
| 037 | |a 10.1002/9781118309728 |b Wiley InterScience |n http://www3.interscience.wiley.com | ||
| 042 | |a pcc | ||
| 050 | 1 | 0 | |a TK7895.E42 |
| 072 | 7 | |a COM |x 000000 |2 bisacsh | |
| 082 | 0 | 0 | |a 006.2/2 |2 23 |
| 084 | |a TEC008010 |2 bisacsh | ||
| 049 | |a UAMI | ||
| 100 | 1 | |a Chu, Pong P., |d 1959- | |
| 245 | 1 | 0 | |a Embedded SoPC design with NIOS II processor and Verilog examples / |c Pong P. Chu. |
| 260 | |a Hoboken, N.J. : |b Wiley, |c ©2012. | ||
| 263 | |a 1205 | ||
| 300 | |a 1 online resource | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a data file |2 rda | ||
| 504 | |a Includes bibliographical references and index. | ||
| 520 | |a "This book explores the unique hardware programmability of FPGA (field-programmable gate array)-based embedded systems, using a learning-by-doing approach to introduce the concepts and techniques for embedded SoPC (system on a programmable chip) systems with Verilog. The book contains a large number of practical examples to illustrate and reinforce the hardware and software design concepts and techniques, as well as a complete code listing and experiment problems. The book is designed for upper-level undergraduate and entry-level graduate students in computer engineering, as well as practicing engineers"-- |c Provided by publisher. | ||
| 520 | |a "The book utilizes FPGA devices, Nios II soft-core processor, and development platform from Altera Co., which is one of the two main FPGA manufactures"-- |c Provided by publisher. | ||
| 505 | 0 | |a Embedded SoPC Design With Nios II Processor And Verilog Examples; Contents; Preface; Acknowledgments; 1 Overview of Embedded System; 1.1 Introduction; 1.1.1 Definition of an embedded system; 1.1.2 Example systems; 1.2 System design requirements; 1.3 Embedded SoPC systems; 1.3.1 Basic development flow; 1.4 Book organization; 1.5 Bibliographic notes; PART I BASIC DIGITAL CIRCUITS DEVELOPMENT; 2 Gate-level Combinational Circuit; 2.1 Introduction; 2.2 General description; 2.3 Basic lexical elements and data types; 2.3.1 Lexical elements; 2.4 Data types; 2.4.1 Four-value system. | |
| 588 | 0 | |a Print version record. | |
| 590 | |a O'Reilly |b O'Reilly Online Learning: Academic/Public Library Edition | ||
| 650 | 0 | |a Embedded computer systems. | |
| 650 | 0 | |a Field programmable gate arrays. | |
| 650 | 0 | |a Verilog (Computer hardware description language) | |
| 650 | 6 | |a Systèmes enfouis (Informatique) | |
| 650 | 6 | |a Réseaux logiques programmables par l'utilisateur. | |
| 650 | 6 | |a Verilog (Langage de description de matériel informatique) | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x General. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x General. |2 bisacsh | |
| 650 | 7 | |a Embedded computer systems |2 fast | |
| 650 | 7 | |a Field programmable gate arrays |2 fast | |
| 650 | 7 | |a Verilog (Computer hardware description language) |2 fast | |
| 776 | 0 | 8 | |i Print version: |a Chu, Pong P., 1959- |t Embedded SoPC design with NIOS II processor and Verilog examples. |d Hoboken, N.J. : Wiley, ©2012 |z 9781118011034 |w (DLC) 2011048946 |
| 856 | 4 | 0 | |u https://learning.oreilly.com/library/view/~/9781118011034/?ar |z Texto completo (Requiere registro previo con correo institucional) |
| 938 | |a Askews and Holts Library Services |b ASKH |n AH21631858 | ||
| 938 | |a Coutts Information Services |b COUT |n 22305990 | ||
| 938 | |a EBL - Ebook Library |b EBLB |n EBL822053 | ||
| 938 | |a ebrary |b EBRY |n ebr10630577 | ||
| 938 | |a EBSCOhost |b EBSC |n 457429 | ||
| 938 | |a ProQuest MyiLibrary Digital eBook Collection |b IDEB |n 362222 | ||
| 938 | |a YBP Library Services |b YANK |n 7552049 | ||
| 938 | |a YBP Library Services |b YANK |n 7643981 | ||
| 994 | |a 92 |b IZTAP | ||