ESL design of object-oriented applications : the ODYSSEY approach /
Clasificación: | Libro Electrónico |
---|---|
Autor principal: | |
Otros Autores: | |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Hauppauge, N.Y. :
Nova Science Publisher's,
©2012.
|
Colección: | Computer science, technology and applications.
|
Temas: | |
Acceso en línea: | Texto completo |
Tabla de Contenidos:
- ESL DESIGN OF OBJECT-ORIENTED APPLICATIONS: THE ODYSSEY APPROACH; ESL DESIGN OF OBJECT-ORIENTED APPLICATIONS: THE ODYSSEY APPROACH; Library of Congress Cataloging-in-Publication Data; CONTENTS; PREFACE; FOREWORD; ACKNOWLEDGMENTS; Chapter 1: 1. INTRODUCTION; 1.1. EMBEDDED SYSTEM DESIGN; 1.2. OBJECT-ORIENTED DESIGN; 1.2.1. Inheritance; 1.2.2. Polymorphism; 1.3. ELECTRONIC SYSTEM-LEVEL DESIGN; 1.3.1. System-Level Design Issues; 1.3.2. System Specification; 1.3.3. System Synthesis; 1.3.4. System Verification; 1.4. STRUCTURE OF THE BOOK; Chapter 2: OBJECT-ORIENTATION IN VLSI DESIGN.
- 2.1. THE OASE PROJECTJavaSynth; 2.2. THE ODETTE PROJECT; 2.3. THE ENODIA® ARCHITECTURE; 2.4. OTHER OO-RELATED WORK; 2.4.1. Wolf's OO Co-Synthesis; 2.4.2. Matisse; 2.4.3. Sarkar Approach; 2.4.4. jHISC; SUMMARY; Chapter 3: THE ODYSSEY ESL DESIGN METHODOLOGY; 3.1. SYSTEM-LEVEL DESIGN FLOW; 3.1.1. ASIP-Based Design Flow; 3.1.2. The ODYSSEY System-Level Design Flow; 3.2. THE ODYSSEY PROPOSAL: OBJECT-ORIENTED ASIP; 3.2.1. The OO-ASIP and its Software; 3.2.2. Hardware/Software Partitioning and Co-design; 3.2.3. The Design Space Represented by the OO-ASIP.
- 3.2.4. VISC: Very Complex Instruction-Set Computer3.3. SOFTWARE COMPILATION FOR THE OO-ASIP; 3.3.1. Overview of the Compilation Task; 3.3.2. Technical Details; 3.3.3. Downstream Compilation Tasks; SUMMARY; Chapter 4: ARCHITECTURES FOR THE ODYSSEY OO-ASIP; 4.1. A MODULAR OO-ASIP ARCHITECTURE; 4.1.1. The Architecture Overview; 4.1.2. Instruction Encoding; 4.1.3. The Method Invocation Unit (MIU); 4.1.4. The Functional Units (FU); 4.1.5. The Object Management Unit (OMU); 4.1.6. Implementing Polymorphism; 4.1.7. Recursion; 4.1.8. Case Study: Traffic-Light Controller.
- 4.2. NOC ARCHITECTURE FOR THE OO-ASIP4.2.1. Related Work; 4.2.2. Polymorphism in a Network-on-Chip; 4.2.3. FU Network-address Assignment Scheme; 4.2.4. Object Numbering Scheme; 4.2.5. Method Despatch without Polymorphism; 4.2.6. Method Despatch with Polymorphism; 4.2.7. Case Study: Data Encoder/Decoders; SUMMARY; Chapter 5: A PRACTICAL DESIGN FLOW FOR THE ODYSSEY; 5.1. THE HARDWARE AND SOFTWARE LANGUAGES; 5.2. ODYSSEY SINGLE-PROCESSOR SYNTHESIS FLOW; 5.3. SYSTEM-LEVEL SYNTHESIS OVERVIEW; 5.4. THE "OO-ASIP SYNTHESISER" TOOL; 5.4.1. Program Transformations.
- 5.5. THE "OO-ASIP RETARGETABLE COMPILER" TOOL5.5.1. Compiling the Main() Function; 5.6. THE CO-SIMULATION MODEL; 5.6.1. Co-simulation Sequence of Events; 5.6.2. Hardware-Software Synchronisation; 5.6.3. Passing Parameters and Returning Values; 5.6.4. Hardware-method Implementations; 5.6.5. Bus-functional Model of the Processor; 5.7. SYSTEM-LEVEL VALIDATION AND VERIFICATION; 5.8. TOOL VERIFICATION; 5.9. SYNTHESISABLE SUBSET AND SYNTHESIS FEATURES; SUMMARY; Chapter 6: CONCLUSION AND FUTURE WORK; 6.1. A SUMMARY OF CONTRIBUTIONS; 6.1.1. An ESL Design Methodology for Embedded Systems.