|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
EBSCO_ocn829244988 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr cnu---unuuu |
008 |
130307s2012 nyua ob 001 0 eng d |
040 |
|
|
|a N$T
|b eng
|e pn
|c N$T
|d YDXCP
|d E7B
|d OCLCF
|d OCLCA
|d OCLCO
|d EBLCP
|d OCLCQ
|d OCL
|d OCLCO
|d DEBSZ
|d OCLCO
|d OCLCQ
|d OCLCO
|d AZK
|d OCLCO
|d AGLDB
|d OCLCQ
|d VTS
|d AU@
|d STF
|d OCLCQ
|d K6U
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCO
|
019 |
|
|
|a 961494752
|
020 |
|
|
|a 9781614700470
|q (electronic bk.)
|
020 |
|
|
|a 1614700478
|q (electronic bk.)
|
020 |
|
|
|z 9781613249970
|
020 |
|
|
|z 1613249977
|
029 |
1 |
|
|a DEBBG
|b BV043774888
|
029 |
1 |
|
|a DEBSZ
|b 449542548
|
029 |
1 |
|
|a DEBSZ
|b 472772899
|
035 |
|
|
|a (OCoLC)829244988
|z (OCoLC)961494752
|
050 |
|
4 |
|a TK7895.E42
|b G68 2012eb
|
072 |
|
7 |
|a COM
|x 051210
|2 bisacsh
|
082 |
0 |
4 |
|a 005.1/17
|2 23
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Goudarzi, Maziar.
|
245 |
1 |
0 |
|a ESL design of object-oriented applications :
|b the ODYSSEY approach /
|c Maziar Goudarzi and Shaahin Hessabi.
|
260 |
|
|
|a Hauppauge, N.Y. :
|b Nova Science Publisher's,
|c ©2012.
|
300 |
|
|
|a 1 online resource (xii, 156 pages) :
|b illustrations
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
1 |
|
|a Computer science, technology and applications
|
504 |
|
|
|a Includes bibliographical references and index.
|
588 |
0 |
|
|a Print version record.
|
505 |
0 |
|
|a ESL DESIGN OF OBJECT-ORIENTED APPLICATIONS: THE ODYSSEY APPROACH; ESL DESIGN OF OBJECT-ORIENTED APPLICATIONS: THE ODYSSEY APPROACH; Library of Congress Cataloging-in-Publication Data; CONTENTS; PREFACE; FOREWORD; ACKNOWLEDGMENTS; Chapter 1: 1. INTRODUCTION; 1.1. EMBEDDED SYSTEM DESIGN; 1.2. OBJECT-ORIENTED DESIGN; 1.2.1. Inheritance; 1.2.2. Polymorphism; 1.3. ELECTRONIC SYSTEM-LEVEL DESIGN; 1.3.1. System-Level Design Issues; 1.3.2. System Specification; 1.3.3. System Synthesis; 1.3.4. System Verification; 1.4. STRUCTURE OF THE BOOK; Chapter 2: OBJECT-ORIENTATION IN VLSI DESIGN.
|
505 |
8 |
|
|a 2.1. THE OASE PROJECTJavaSynth; 2.2. THE ODETTE PROJECT; 2.3. THE ENODIA® ARCHITECTURE; 2.4. OTHER OO-RELATED WORK; 2.4.1. Wolf's OO Co-Synthesis; 2.4.2. Matisse; 2.4.3. Sarkar Approach; 2.4.4. jHISC; SUMMARY; Chapter 3: THE ODYSSEY ESL DESIGN METHODOLOGY; 3.1. SYSTEM-LEVEL DESIGN FLOW; 3.1.1. ASIP-Based Design Flow; 3.1.2. The ODYSSEY System-Level Design Flow; 3.2. THE ODYSSEY PROPOSAL: OBJECT-ORIENTED ASIP; 3.2.1. The OO-ASIP and its Software; 3.2.2. Hardware/Software Partitioning and Co-design; 3.2.3. The Design Space Represented by the OO-ASIP.
|
505 |
8 |
|
|a 3.2.4. VISC: Very Complex Instruction-Set Computer3.3. SOFTWARE COMPILATION FOR THE OO-ASIP; 3.3.1. Overview of the Compilation Task; 3.3.2. Technical Details; 3.3.3. Downstream Compilation Tasks; SUMMARY; Chapter 4: ARCHITECTURES FOR THE ODYSSEY OO-ASIP; 4.1. A MODULAR OO-ASIP ARCHITECTURE; 4.1.1. The Architecture Overview; 4.1.2. Instruction Encoding; 4.1.3. The Method Invocation Unit (MIU); 4.1.4. The Functional Units (FU); 4.1.5. The Object Management Unit (OMU); 4.1.6. Implementing Polymorphism; 4.1.7. Recursion; 4.1.8. Case Study: Traffic-Light Controller.
|
505 |
8 |
|
|a 4.2. NOC ARCHITECTURE FOR THE OO-ASIP4.2.1. Related Work; 4.2.2. Polymorphism in a Network-on-Chip; 4.2.3. FU Network-address Assignment Scheme; 4.2.4. Object Numbering Scheme; 4.2.5. Method Despatch without Polymorphism; 4.2.6. Method Despatch with Polymorphism; 4.2.7. Case Study: Data Encoder/Decoders; SUMMARY; Chapter 5: A PRACTICAL DESIGN FLOW FOR THE ODYSSEY; 5.1. THE HARDWARE AND SOFTWARE LANGUAGES; 5.2. ODYSSEY SINGLE-PROCESSOR SYNTHESIS FLOW; 5.3. SYSTEM-LEVEL SYNTHESIS OVERVIEW; 5.4. THE "OO-ASIP SYNTHESISER" TOOL; 5.4.1. Program Transformations.
|
505 |
8 |
|
|a 5.5. THE "OO-ASIP RETARGETABLE COMPILER" TOOL5.5.1. Compiling the Main() Function; 5.6. THE CO-SIMULATION MODEL; 5.6.1. Co-simulation Sequence of Events; 5.6.2. Hardware-Software Synchronisation; 5.6.3. Passing Parameters and Returning Values; 5.6.4. Hardware-method Implementations; 5.6.5. Bus-functional Model of the Processor; 5.7. SYSTEM-LEVEL VALIDATION AND VERIFICATION; 5.8. TOOL VERIFICATION; 5.9. SYNTHESISABLE SUBSET AND SYNTHESIS FEATURES; SUMMARY; Chapter 6: CONCLUSION AND FUTURE WORK; 6.1. A SUMMARY OF CONTRIBUTIONS; 6.1.1. An ESL Design Methodology for Embedded Systems.
|
590 |
|
|
|a eBooks on EBSCOhost
|b EBSCO eBook Subscription Academic Collection - Worldwide
|
650 |
|
0 |
|a Systems on a chip
|x Design and construction.
|
650 |
|
0 |
|a Application-specific integrated circuits
|x Design and construction.
|
650 |
|
0 |
|a Object-oriented methods (Computer science)
|
650 |
|
6 |
|a Conception orientée objet (Informatique)
|
650 |
|
7 |
|a COMPUTERS
|x Programming
|x Object Oriented.
|2 bisacsh
|
650 |
|
7 |
|a Application-specific integrated circuits
|x Design and construction
|2 fast
|
650 |
|
7 |
|a Object-oriented methods (Computer science)
|2 fast
|
650 |
|
7 |
|a Systems on a chip
|x Design and construction
|2 fast
|
700 |
1 |
|
|a Hessabi, Shaahin.
|
776 |
0 |
8 |
|i Print version:
|a Goudarzi, Maziar.
|t ESL design of object-oriented applications.
|d Hauppauge, N.Y. : Nova Science Publisher's, ©2012
|z 9781613249970
|w (DLC) 2011018557
|w (OCoLC)719419279
|
830 |
|
0 |
|a Computer science, technology and applications.
|
856 |
4 |
0 |
|u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=540087
|z Texto completo
|
938 |
|
|
|a ProQuest Ebook Central
|b EBLB
|n EBL3019769
|
938 |
|
|
|a ebrary
|b EBRY
|n ebr10671334
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 540087
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 4995274
|
994 |
|
|
|a 92
|b IZTAP
|