Advances in embedded and fan-out wafer level packaging technologies /
Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges Embedded and fan-out wafer level packaging "FO-WLP" technologies have been developed across the industry over the...
Clasificación: | Libro Electrónico |
---|---|
Otros Autores: | Keser, Beth, 1971- (Editor ), Kroehnert, Steffen, 1970- (Editor ) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Hoboken, NJ, USA :
John Wiley & Sons, Inc.,
2019.
|
Temas: | |
Acceso en línea: | Texto completo |
Ejemplares similares
Ejemplares similares
-
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies /
por: Keser, Beth, et al.
Publicado: (2019) -
Wafer-Level Testing and Test During Burn-In for Integrated Circuits.
por: Bahukudumbi, Sudarshan
Publicado: (2010) -
Wafer-level testing and test during burn-in for integrated circuits /
por: Bahukudumbi, Sudarshan, et al.
Publicado: (2010) -
IC layout basics : a practical guide /
por: Saint, Christopher, 1961-
Publicado: (2002) -
System-on-chip test architectures : nanometer design for testability /
Publicado: (2008)