Wafer-Level Testing and Test During Burn-In for Integrated Circuits.

Show other versions (1)

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This...

Full description

Bibliographic Details
Call Number:Libro Electrónico
Main Author: Bahukudumbi, Sudarshan
Other Authors: Chakrabarty, Krishnendu
Format: Electronic eBook
Language:Inglés
Published: Norwood : Artech House, 2010.
Subjects:
Integrated circuits > Testing.
Integrated circuits > Wafer-scale integration.
Semiconductors > Testing.
Circuits intégrés > Intégration sur la plaquette.
Semi-conducteurs > Essais.
Integrated circuits > Testing
Integrated circuits > Wafer-scale integration
Semiconductors > Testing
Online Access:Texto completo

Internet

Texto completo

Items no disponibles

Holdings details from

Similar Items