Cargando…

Design for at-speed test, diagnosis, and measurement /

Design for AT-Speed Test, Diagnosis and Measurement is the first book to offer practical and proven design-for-testability (DFT) solutions to chip and system design engineers, test engineers and product managers at the silicon level as well as at the board and systems levels. Designers will see how...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Otros Autores: Nadeau-Dostie, Benoit
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Boston : Kluwer Academic, ©2000.
Colección:Frontiers in electronic testing.
Temas:
Acceso en línea:Texto completo

MARC

LEADER 00000cam a2200000Ma 4500
001 EBOOKCENTRAL_ocn559345691
003 OCoLC
005 20240329122006.0
006 m o d
007 cr cn|||||||||
008 990817s2000 maua ob 000 0 eng d
010 |a  99046022  
040 |a MERUC  |b eng  |e pn  |c MERUC  |d CCO  |d E7B  |d OCLCQ  |d UAB  |d DKDLA  |d OCLCQ  |d N$T  |d YDXCP  |d NLGGC  |d IDEBK  |d OCLCO  |d OCLCQ  |d OCLCF  |d OCLCQ  |d OCLCO  |d COO  |d OCLCO  |d EBLCP  |d OCLCO  |d OCLCQ  |d OCLCO  |d OCLCQ  |d UIU  |d AZK  |d MOR  |d PIFBR  |d ZCU  |d OTZ  |d OCLCQ  |d MERUC  |d OCLCQ  |d U3W  |d STF  |d WRM  |d COCUF  |d OCLCQ  |d CEF  |d NRAMU  |d ICG  |d INT  |d VT2  |d OCLCQ  |d WYU  |d CANPU  |d TKN  |d OCLCQ  |d DKC  |d OCLCQ  |d W2U  |d CNTRU  |d UKCRE  |d UKAHL  |d SFB  |d OCLCO  |d OCLCQ  |d OCLCO  |d OCLCL 
019 |a 51926980  |a 55047018  |a 66731232  |a 228374628  |a 439678617  |a 475693464  |a 488720718  |a 647316025  |a 818973310  |a 888739750  |a 923696405  |a 961669030  |a 962590171  |a 988511219  |a 991910364  |a 994844040  |a 1035706363  |a 1037938382  |a 1038613124  |a 1044153975  |a 1045488507  |a 1055324876  |a 1056287216  |a 1059041962  |a 1060842986  |a 1064762367  |a 1078832931  |a 1078859585  |a 1081211820  |a 1087403502  |a 1153516085  |a 1228570790 
020 |a 0306475448  |q (electronic bk.) 
020 |a 9780306475443  |q (electronic bk.) 
020 |a 6610200319 
020 |a 9786610200313 
020 |z 9780792386698  |q (Cloth) 
020 |z 0792386698  |q (Cloth) 
029 1 |a AU@  |b 000053245447 
029 1 |a DEBBG  |b BV044091037 
029 1 |a NLGGC  |b 252683064 
029 1 |a NZ1  |b 14234265 
029 1 |a AU@  |b 000059303598 
035 |a (OCoLC)559345691  |z (OCoLC)51926980  |z (OCoLC)55047018  |z (OCoLC)66731232  |z (OCoLC)228374628  |z (OCoLC)439678617  |z (OCoLC)475693464  |z (OCoLC)488720718  |z (OCoLC)647316025  |z (OCoLC)818973310  |z (OCoLC)888739750  |z (OCoLC)923696405  |z (OCoLC)961669030  |z (OCoLC)962590171  |z (OCoLC)988511219  |z (OCoLC)991910364  |z (OCoLC)994844040  |z (OCoLC)1035706363  |z (OCoLC)1037938382  |z (OCoLC)1038613124  |z (OCoLC)1044153975  |z (OCoLC)1045488507  |z (OCoLC)1055324876  |z (OCoLC)1056287216  |z (OCoLC)1059041962  |z (OCoLC)1060842986  |z (OCoLC)1064762367  |z (OCoLC)1078832931  |z (OCoLC)1078859585  |z (OCoLC)1081211820  |z (OCoLC)1087403502  |z (OCoLC)1153516085  |z (OCoLC)1228570790 
050 4 |a TK7874  |b .D47497 2000eb 
072 7 |a TEC  |x 041000  |2 bisacsh 
082 0 4 |a 621.385  |2 21 
049 |a UAMI 
245 0 0 |a Design for at-speed test, diagnosis, and measurement /  |c edited by Benoit Nadeau-Dostie. 
260 |a Boston :  |b Kluwer Academic,  |c ©2000. 
300 |a 1 online resource (xvii, 239 pages) :  |b illustrations. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a data file  |2 rda 
490 1 |a Frontiers in electronic testing 
504 |a Includes bibliographical references. 
588 0 |a Print version record. 
505 0 |a Cover -- Table of Contents -- Foreword -- Preface -- Chapter 1 Technology Overview -- Embedded Test -- DFT Methods Used in Embedded Test -- Capabilities of icBIST -- References -- Chapter 2 Memory Test and Diagnosis -- Overview -- Difficulties in Testing Embedded Memories -- BIST for Embedded Memories -- Diagnosis -- References -- Chapter 3 Logic Test and Diagnosis -- Circuit Preparation -- Logic BIST Building Blocks -- Logic Test Configurations and Diagnosis -- Timing Issues and Solutions During Logic Test -- References -- Chapter 4 Embedded Test Design Flow -- Overview of the Design Flow -- Overview of the Tool Set -- Adding Embedded Test to a Sub-Block -- Preparing the Top-Level Logic Block -- Adding Embedded Test to the Top Level of the Chip -- Chapter 5 Hierarchical Core Test -- Testing Cores -- Hierarchical Embedded Core Test Solution -- Embedded Logic Test Architecture -- Design Flow -- Summary -- References -- Chapter 6 Test and Measurement for PLLs and ADCs -- Testing PLLs -- Measurements for PLLs -- Test Times -- Assumptions for Testing PLLs -- Testing ADCs -- Measurements for ADCs -- Assumptions for Testing ADCs -- References -- Chapter 7 System Test and Diagnosis -- At-Speed Interconnect Testing -- At-Speed Memory Testing -- Fault Insertion -- References -- Chapter 8 System Reuse of Embedded Test -- Embedded Test -- Board and System Embedded Test Primer -- Benefits of Using Embedded Test -- General Embedded Test Controller Ar -- Board-Level Test Access -- In-System Card Test Access -- System-Level Test Access -- Sample Embedded Test Flows -- References -- Glossary. 
520 |a Design for AT-Speed Test, Diagnosis and Measurement is the first book to offer practical and proven design-for-testability (DFT) solutions to chip and system design engineers, test engineers and product managers at the silicon level as well as at the board and systems levels. Designers will see how the implementation of embedded test enables simplification of silicon debug and system bring-up. Test engineers will determine how embedded test provides a superior level of at-speed test, diagnosis and measurement without exceeding the capabilities of their equipment. Product managers will learn how the time, resources and costs associated with test development, manufacture cost and lifecycle maintenance of their products can be significantly reduced by designing embedded test in the product. A complete design flow and analysis of the impact of embedded test on a design makes this book a `must read' before any DFT is attempted. 
590 |a ProQuest Ebook Central  |b Ebook Central Academic Complete 
650 0 |a Integrated circuits  |x Testing. 
650 0 |a Electronic apparatus and appliances  |x Testing. 
650 6 |a Circuits intégrés  |x Essais. 
650 6 |a Appareils électroniques  |x Essais. 
650 7 |a TECHNOLOGY & ENGINEERING  |x Telecommunications.  |2 bisacsh 
650 7 |a Electronic apparatus and appliances  |x Testing  |2 fast 
650 7 |a Integrated circuits  |x Testing  |2 fast 
700 1 |a Nadeau-Dostie, Benoit. 
758 |i has work:  |a Design for at-speed test, diagnosis and measurement (Text)  |1 https://id.oclc.org/worldcat/entity/E39PCFRxgpjHfpFMkRYgTHgRDm  |4 https://id.oclc.org/worldcat/ontology/hasWork 
776 0 8 |i Print version:  |t Design for at-speed test, diagnosis, and measurement.  |d Boston : Kluwer Academic, ©2000  |w (DLC) 99046022 
830 0 |a Frontiers in electronic testing. 
856 4 0 |u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=3035636  |z Texto completo 
938 |a Askews and Holts Library Services  |b ASKH  |n AH3772972 
938 |a EBL - Ebook Library  |b EBLB  |n EBL3035636 
938 |a ebrary  |b EBRY  |n ebr10052637 
938 |a EBSCOhost  |b EBSC  |n 78451 
938 |a ProQuest MyiLibrary Digital eBook Collection  |b IDEB  |n 20031 
938 |a YBP Library Services  |b YANK  |n 2292220 
994 |a 92  |b IZTAP