Describir: SystemVerilog Assertions and Functional Coverage