Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs
Since process variation and chip performance uncertainties have become more pronounced as technologies scale down into the nanometer regime, accurate and efficient modeling or characterization of variations from the device to the architecture level have become imperative for the successful design o...
Call Number: | Libro Electrónico |
---|---|
Main Authors: | Shen, Ruijing (Author), Tan, Sheldon X.-D (Author), Yu, Hao (Author) |
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | Inglés |
Published: |
New York, NY :
Springer New York : Imprint: Springer,
2012.
|
Edition: | 1st ed. 2012. |
Subjects: | |
Online Access: | Texto Completo |
Similar Items
-
Regular Nanofabrics in Emerging Technologies Design and Fabrication Methods for Nanoscale Digital Circuits /
by: Ben Jamaa, M. Haykel
Published: (2011) -
Flip-Flop Design in Nanometer CMOS From High Speed to Low Energy /
by: Alioto, Massimo, et al.
Published: (2015) -
Analog IC Reliability in Nanometer CMOS
by: Maricau, Elie, et al.
Published: (2013) -
Full-Chip Nanometer Routing Techniques
by: Ho, Tsung-Yi, et al.
Published: (2007) -
Nanometer Variation-Tolerant SRAM Circuits and Statistical Design for Yield /
by: Abu Rahma, Mohamed, et al.
Published: (2013)