High-Level Verification Methods and Tools for Verification of System-Level Designs /
This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Kundu, Sudipta (Autor), Lerner, Sorin (Autor), Gupta, Rajesh K. (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2011.
|
Edición: | 1st ed. 2011. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Open Verification Methodology Cookbook
por: Glasser, Mark
Publicado: (2009) -
Scalable Techniques for Formal Verification
por: Ray, Sandip
Publicado: (2010) -
Constraint-Based Verification
por: Yuan, Jun, et al.
Publicado: (2006) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
por: Ahuja, Sumit, et al.
Publicado: (2012) -
Design and Verification of Microprocessor Systems for High-Assurance Applications
Publicado: (2010)