Loading…

Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs

This book presents models and procedures to design pipeline analog-to-digital converters, compensating for device inaccuracies, so that high-performance specs can be met within short design cycles. These models are capable of capturing and predicting the behavior of pipeline data converters within l...

Full description

Bibliographic Details
Call Number:Libro Electrónico
Main Authors: Ruiz-Amaya, Jesús (Author), Delgado-Restituto, Manuel (Author), Rodríguez-Vázquez, Ángel (Author)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:Inglés
Published: New York, NY : Springer New York : Imprint: Springer, 2011.
Edition:1st ed. 2011.
Subjects:
Online Access:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4419-8846-1
003 DE-He213
005 20220119185440.0
007 cr nn 008mamaa
008 110708s2011 xxu| s |||| 0|eng d
020 |a 9781441988461  |9 978-1-4419-8846-1 
024 7 |a 10.1007/978-1-4419-8846-1  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Ruiz-Amaya, Jesús.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs  |h [electronic resource] /  |c by Jesús Ruiz-Amaya, Manuel Delgado-Restituto, Ángel Rodríguez-Vázquez. 
250 |a 1st ed. 2011. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2011. 
300 |a XIII, 209 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Pipeline ADC Overview -- Design Methodologies for Pipeline ADCs -- Pipeline ADC Electrical-level Synthesis Tool -- Behavioural Modeling of Pipeline ADCs -- Case Study: Design of a 10BIT@60MS Pipeline ADC -- Experimental Results and State of the Art -- Conclusions and Future Lines of Research. 
520 |a This book presents models and procedures to design pipeline analog-to-digital converters, compensating for device inaccuracies, so that high-performance specs can be met within short design cycles. These models are capable of capturing and predicting the behavior of pipeline data converters within less than half-a-bit deviation, versus transistor-level simulations.  As a result, far fewer model iterations are required across the design cycle. Models described in this book accurately predict transient behaviors, which are key to the performance of discrete-time systems and hence to the performance of pipeline data converters.  Describes efficient procedures for heirarchical top-down design of pipeline converters;  Presents new methodologies to reduce bottom-up iterations, through inherent embedding of transistor-level parameters, such as parasitic capacitances, transconductances, and saturation currents;   Provides mathematical details of behavioral models, includes descriptions of the synthesis methods and associated tools and illustrates models through case studies supported by silicon prototypes.        . 
650 0 |a Electronic circuits. 
650 0 |a Signal processing. 
650 0 |a Microprocessors. 
650 0 |a Computer architecture. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Signal, Speech and Image Processing . 
650 2 4 |a Processor Architectures. 
700 1 |a Delgado-Restituto, Manuel.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Rodríguez-Vázquez, Ángel.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9781489993182 
776 0 8 |i Printed edition:  |z 9781441988454 
776 0 8 |i Printed edition:  |z 9781441988478 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-1-4419-8846-1  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)