Standardized Functional Verification
Standardized Functional Verification describes the science of functional verification that applies to any digital hardware system. With a precise and comprehensive terminology this book describes a thorough technical framework for achieving superior results with greater efficiency. It also defines a...
Call Number: | Libro Electrónico |
---|---|
Main Author: | Wiemann, Alan (Author) |
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | Inglés |
Published: |
New York, NY :
Springer US : Imprint: Springer,
2008.
|
Edition: | 1st ed. 2008. |
Subjects: | |
Online Access: | Texto Completo |
Similar Items
-
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2008) -
Taxonomies for the Development and Verification of Digital Systems
Published: (2005) -
Verification Methodology Manual for SystemVerilog
by: Bergeron, Janick, et al.
Published: (2006) -
The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™ /
by: da Silva, Francisco, et al.
Published: (2006) -
Timing Optimization Through Clock Skew Scheduling
by: Kourtev, Ivan S., et al.
Published: (2009)