Describir: Verilog and SystemVerilog Gotchas