Scalable Hardware Verification with Symbolic Simulation
Scalable Hardware Verification with Symbolic Simulation presents recent advancements in symbolic simulation-based solutions which radically improve scalability. It overviews current verification techniques, both based on logic simulation and formal verification methods, and unveils the inner working...
Clasificación: | Libro Electrónico |
---|---|
Autor principal: | Bertacco, Valeria (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Edición: | 1st ed. 2006. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Hardware Verification with System Verilog An Object-Oriented Framework /
por: Mintz, Mike, et al.
Publicado: (2007) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2006) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris, et al.
Publicado: (2012) -
Hardware Verification with C++ A Practitioner's Handbook /
por: Mintz, Mike, et al.
Publicado: (2006) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2008)