Interconnect Noise Optimization in Nanometer Technologies
Interconnect has become the dominating factor in determining system performance in nanometer technologies. Dedicated to this subject, Interconnect Noise Optimization in Nanometer Technologies provides insight and intuition into layout analysis and optimization for interconnect in high speed, high co...
Call Number: | Libro Electrónico |
---|---|
Main Authors: | Elgamel, Mohamed (Author), Bayoumi, Magdy A. (Author) |
Corporate Author: | SpringerLink (Online service) |
Format: | Electronic eBook |
Language: | Inglés |
Published: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Edition: | 1st ed. 2006. |
Subjects: | |
Online Access: | Texto Completo |
Similar Items
-
Leakage in Nanometer CMOS Technologies
Published: (2006) -
Nanometer Technology Designs High-Quality Delay Tests /
by: Ahmed, Nisar
Published: (2008) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris, et al.
Published: (2012) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2006) -
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006)