Interconnect Noise Optimization in Nanometer Technologies
Interconnect has become the dominating factor in determining system performance in nanometer technologies. Dedicated to this subject, Interconnect Noise Optimization in Nanometer Technologies provides insight and intuition into layout analysis and optimization for interconnect in high speed, high co...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Elgamel, Mohamed (Autor), Bayoumi, Magdy A. (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Edición: | 1st ed. 2006. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Leakage in Nanometer CMOS Technologies
Publicado: (2006) -
Nanometer Technology Designs High-Quality Delay Tests /
por: Ahmed, Nisar
Publicado: (2008) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris, et al.
Publicado: (2012) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2006) -
Scalable Hardware Verification with Symbolic Simulation
por: Bertacco, Valeria
Publicado: (2006)