Leakage in Nanometer CMOS Technologies
Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumptio...
Cote: | Libro Electrónico |
---|---|
Collectivité auteur: | SpringerLink (Online service) |
Autres auteurs: | Narendra, Siva G. (Éditeur intellectuel), Chandrakasan, Anantha P. (Éditeur intellectuel) |
Format: | Électronique eBook |
Langue: | Inglés |
Publié: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Édition: | 1st ed. 2006. |
Collection: | Integrated Circuits and Systems,
|
Sujets: | |
Accès en ligne: | Texto Completo |
Documents similaires
-
Nanometer Technology Designs High-Quality Delay Tests /
par: Ahmed, Nisar
Publié: (2008) -
CMOS Current-Mode Circuits for Data Communications
par: Yuan, Fei
Publié: (2007) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
par: Mohanty, Saraju P., et autres
Publié: (2008) -
Closing the Power Gap between ASIC & Custom Tools and Techniques for Low Power Design /
par: Chinnery, David, et autres
Publié: (2007) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
par: Spear, Chris
Publié: (2008)