Leakage in Nanometer CMOS Technologies
Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumptio...
Call Number: | Libro Electrónico |
---|---|
Corporate Author: | SpringerLink (Online service) |
Other Authors: | Narendra, Siva G. (Editor), Chandrakasan, Anantha P. (Editor) |
Format: | Electronic eBook |
Language: | Inglés |
Published: |
New York, NY :
Springer US : Imprint: Springer,
2006.
|
Edition: | 1st ed. 2006. |
Series: | Integrated Circuits and Systems,
|
Subjects: | |
Online Access: | Texto Completo |
Similar Items
-
Nanometer Technology Designs High-Quality Delay Tests /
by: Ahmed, Nisar
Published: (2008) -
CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2007) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Mohanty, Saraju P., et al.
Published: (2008) -
Closing the Power Gap between ASIC & Custom Tools and Techniques for Low Power Design /
by: Chinnery, David, et al.
Published: (2007) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2008)