Functional Verification of Programmable Embedded Architectures A Top-Down Approach /
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many ex...
Cote: | Libro Electrónico |
---|---|
Auteurs principaux: | Mishra, Prabhat (Auteur), Dutt, Nikil D. (Auteur) |
Collectivité auteur: | SpringerLink (Online service) |
Format: | Électronique eBook |
Langue: | Inglés |
Publié: |
New York, NY :
Springer US : Imprint: Springer,
2005.
|
Édition: | 1st ed. 2005. |
Sujets: | |
Accès en ligne: | Texto Completo |
Documents similaires
-
FPGA Implementations of Neural Networks
Publié: (2006) -
Designing Embedded Processors A Low Power Perspective /
Publié: (2007) -
Processor Design System-On-Chip Computing for ASICs and FPGAs /
Publié: (2007) -
Global Specification and Validation of Embedded Systems Integrating Heterogeneous Components /
par: Nicolescu, G., et autres
Publié: (2007) -
Real-Time Systems Design Principles for Distributed Embedded Applications /
par: Kopetz, Hermann
Publié: (2011)