|
|
|
|
| LEADER |
00000cam a2200000Ii 4500 |
| 001 |
SCIDIR_ocn929952097 |
| 003 |
OCoLC |
| 005 |
20231120112035.0 |
| 006 |
m o d |
| 007 |
cr cnu---unuuu |
| 008 |
151119s2016 ne ob 001 0 eng d |
| 040 |
|
|
|a N$T
|b eng
|e rda
|e pn
|c N$T
|d IDEBK
|d N$T
|d YDXCP
|d OCLCO
|d UIU
|d OPELS
|d OCLCF
|d OCLCO
|d CDX
|d COO
|d VGM
|d OCLCQ
|d VT2
|d U3W
|d D6H
|d AU@
|d WYU
|d OCLCQ
|d OCLCO
|d SFB
|d OCLCO
|d OCLCQ
|d OCLCO
|
| 019 |
|
|
|a 1156334684
|a 1175715430
|a 1235827859
|
| 020 |
|
|
|a 9780128017906
|q (electronic bk.)
|
| 020 |
|
|
|a 0128017902
|q (electronic bk.)
|
| 020 |
|
|
|a 0128016302
|
| 020 |
|
|
|a 9780128016305
|
| 020 |
|
|
|z 9780128016305
|
| 024 |
8 |
|
|a 99965986752
|
| 035 |
|
|
|a (OCoLC)929952097
|z (OCoLC)1156334684
|z (OCoLC)1175715430
|z (OCoLC)1235827859
|
| 050 |
|
4 |
|a TK7895.E42
|
| 072 |
|
7 |
|a COM
|x 013000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 014000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 018000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 067000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 032000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 037000
|2 bisacsh
|
| 072 |
|
7 |
|a COM
|x 052000
|2 bisacsh
|
| 082 |
0 |
4 |
|a 004.1
|2 23
|
| 100 |
1 |
|
|a Mishra, Sanjeeb,
|e author.
|
| 245 |
1 |
0 |
|a System on chip interfaces for low power design /
|c Sanjeeb Mishra, Neeraj Kumar Singh, Vijayakrishnan Rousseau.
|
| 264 |
|
1 |
|a Amsterdam :
|b Morgan Kaufmann is an imprint of Elsevier,
|c [2016]
|
| 264 |
|
4 |
|c �2016
|
| 300 |
|
|
|a 1 online resource
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 588 |
0 |
|
|a Online resource; title from PDF title page (EBSCO, viewed November 23, 2015)
|
| 504 |
|
|
|a Includes bibliographical references and index.
|
| 505 |
0 |
|
|a Front Cover; System on Chip Interfaces for Low Power Design; Copyright; Copyright Permissions; Dedication; Contents; Acknowledgments; Chapter 1: SoC Design Fundamentals and Evolution; Introduction; Typical system components; Categorization of computer systems; System approach to design; Hardware software co-design; System design methodologies; System on board; Advantages of SoB; Disadvantages of SoB; System on chip; Advantages of SoC; Disadvantages of SoC; System in a package; Advantages of SiP; Disadvantages of SiP; Application-specific integrated circuit; Advantages of ASIC.
|
| 505 |
8 |
|
|a Disadvantages of ASICSystem on programmable chip; Advantage of SoPC; Disadvantage of SoPC; System design trends; Hardware IC design fundamentals; Chip design tradeoff; Chapter 2: Understanding Power Consumption Fundamentals; Why power optimization is important; Power consumption in IC; Static power; Leakage power; Standby power; Dynamic power; Power optimization in IC; Power consumption of a system; Power optimization at the system level; Active power management; Idle power management; Connected standby power management; ACPI states; Global and system states; Device states; Processor states.
|
| 505 |
8 |
|
|a Chapter 3: Generic SoC Architecture ComponentsGeneric SoC Block Diagram; Subsystems of an SoC; CPU; Instruction set architecture; ISA category; Endianness; Performance; Bus, fabric, and interconnect; Display; Multimedia; Audio; Graphics; Imaging; Communication; Bluetooth; Wi-Fi/wireless LAN; Mobile telecommunication standards: 2G/3G/4G/LTE; GPS; FM; Near field communication; Memory; Volatile memory; Nonvolatile memory; Volatile versus nonvolatile memory; Security; Power; Power delivery; Power management; Battery charging; Sensor interfaces; Input devices; Debug interfaces; Conclusion.
|
| 505 |
8 |
|
|a Chapter 4: Display InterfacesGeneric Display Concepts; Display Interface Overview; Extended Display Identification Data (EDID) and Display Data Channel (DDC); Extended Display Identification Data; Display Data Channel; Presence detect; Display Interface Classification; External Display Interface; Video Graphics Array (VGA); Digital Visual Interface (DVI); Parallel digital display interface; Serial digital display interface; Differential signaling-Why it is important; Transition-minimized differential signaling; DVI TMDS link architecture; High-Definition Multimedia Interface (HDMI)
|
| 505 |
8 |
|
|a Data encoding and packetizationAudio basics; Audio data transmission over video blanking; Audio clock regeneration; Audio data delivery rate; Infoframes; HDMI connector; DisplayPort (DP); Main link operation; AUX channel operation; Link training; Link operation; Micro packets-Transfer units; Secondary streams; Audio transmission without video; Other uses of HPD; DP connector; Internal Display Interface; Overview; LCD operation; Panel power sequence; Panel power saving; Backlight power reduction; Remote frame buffer; Low Voltage Differential Signaling (LVDS); LVDS panel power sequencing.
|
| 546 |
|
|
|a English.
|
| 650 |
|
0 |
|a Systems on a chip.
|
| 650 |
|
0 |
|a Low voltage integrated circuits
|x Design and construction.
|
| 650 |
|
6 |
|a Syst�emes sur une puce.
|0 (CaQQLa)201-0368201
|
| 650 |
|
7 |
|a COMPUTERS
|x Computer Literacy.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Computer Science.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Data Processing.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Hardware
|x General.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Information Technology.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Machine Theory.
|2 bisacsh
|
| 650 |
|
7 |
|a COMPUTERS
|x Reference.
|2 bisacsh
|
| 650 |
|
7 |
|a Low voltage integrated circuits
|x Design and construction
|2 fast
|0 (OCoLC)fst01003180
|
| 650 |
|
7 |
|a Systems on a chip
|2 fast
|0 (OCoLC)fst01141473
|
| 700 |
1 |
|
|a Singh, Neeraj Kumar,
|e author.
|
| 700 |
1 |
|
|a Rousseau, Vijayakrishnan,
|e author.
|
| 776 |
0 |
8 |
|i Print version:
|a Mishra, Sanjeeb.
|t System on chip interfaces for low power design.
|d Amsterdam : Morgan Kaufmann is an imprint of Elsevier, [2016]
|w (DLC) 2015951711
|
| 856 |
4 |
0 |
|u https://sciencedirect.uam.elogim.com/science/book/9780128016305
|z Texto completo
|
