Cargando…

Plasma etching processes for interconnect realization in VLSI /

This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.

Detalles Bibliográficos
Clasificación:Libro Electrónico
Otros Autores: Posseme, Nicolas (Editor )
Formato: Electrónico eBook
Idioma:Inglés
Publicado: London : Oxford : ISTE Press ; Elsevier Ltd, 2015.
Temas:
Acceso en línea:Texto completo

MARC

LEADER 00000cam a2200000 i 4500
001 SCIDIR_ocn907467284
003 OCoLC
005 20231120111951.0
006 m o d
007 cr cnu|||unuuu
008 150416s2015 enk ob 001 0 eng d
040 |a N$T  |b eng  |e rda  |e pn  |c N$T  |d N$T  |d OPELS  |d COO  |d CDX  |d UIU  |d E7B  |d IDEBK  |d EBLCP  |d YDXCP  |d OCLCF  |d DEBSZ  |d IDB  |d OCLCQ  |d U3W  |d D6H  |d OCLCQ  |d WYU  |d UKMGB  |d OCLCQ  |d S2H  |d OCLCO  |d VT2  |d OCLCO  |d OCLCQ  |d OCLCO 
015 |a GBB548424  |2 bnb 
016 7 |a 017157238  |2 Uk 
019 |a 908073237  |a 1066597215  |a 1235842598 
020 |a 9780081005903  |q (electronic bk.) 
020 |a 0081005903  |q (electronic bk.) 
020 |z 9781785480157 
020 |z 1785480154 
035 |a (OCoLC)907467284  |z (OCoLC)908073237  |z (OCoLC)1066597215  |z (OCoLC)1235842598 
050 4 |a TK7874.75 
072 7 |a TEC  |x 009070  |2 bisacsh 
082 0 4 |a 621.3815  |2 23 
245 0 0 |a Plasma etching processes for interconnect realization in VLSI /  |c edited by Nicolas Posseme. 
264 1 |a London :  |b ISTE Press ;  |a Oxford :  |b Elsevier Ltd,  |c 2015. 
300 |a 1 online resource 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
504 |a Includes bibliographical references and index. 
588 0 |a Vendor-supplied metadata. 
520 |a This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions. 
505 0 |a Front Cover ; Plasma Etching Processes for Interconnect Realization in VLSI; Copyright ; Contents ; List of Acronyms ; Preface ; Chapter 1: Introduction ; 1.1. Integration Processes Related to Copper Introduction ; 1.2. Dielectric Material with Low-k Value (<4) ; Chapter 2: Interaction Plasma/Dielectric; 2.1. Porous SiOCH Film Etching; 2.2. Porous SiOCH Film Sensitivity to Post-Etch Treatments ; Chapter 3: Porous SiOCH Film Integration; 3.1. Trench First Metallic Hard Mask Integration ; 3.2. Porous SiOCH Integration Using the Via First Approach ; 3.3. Summary. 
505 8 |a Chapter 4: Interconnects for Tomorrow 4.1. Consequence of Porosity Increase ; 4.2. Process Solutions for Dielectric Constant Reduction ; 4.3. Material Solutions for Dielectric Constant Reduction ; 4.4. Alternative Interconnect Architectures for Dielectric Constant Reduction ; 4.5. Conclusion ; Bibliography ; List of Authors ; Index. 
650 0 |a Integrated circuits  |x Very large scale integration. 
650 0 |a Plasma etching. 
650 0 |a Molded interconnect devices. 
650 6 |a Circuits int&#xFFFD;egr&#xFFFD;es &#xFFFD;a tr&#xFFFD;es grande &#xFFFD;echelle.  |0 (CaQQLa)201-0117255 
650 6 |a Gravure par plasma.  |0 (CaQQLa)201-0141599 
650 7 |a TECHNOLOGY & ENGINEERING  |x Mechanical.  |2 bisacsh 
650 7 |a Integrated circuits  |x Very large scale integration  |2 fast  |0 (OCoLC)fst00975602 
650 7 |a Molded interconnect devices  |2 fast  |0 (OCoLC)fst01024697 
650 7 |a Plasma etching  |2 fast  |0 (OCoLC)fst01066327 
700 1 |a Posseme, Nicolas,  |e editor. 
776 0 8 |i Print version:  |z 9780081005903  |w (OCoLC)907467284 
856 4 0 |u https://sciencedirect.uam.elogim.com/science/book/9781785480157  |z Texto completo