Cargando…
Skew-tolerant circuit design /
As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of cl...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
San Francisco :
Morgan Kaufmann Publishers,
�2001.
|
| Colección: | Morgan Kaufmann series in computer architecture and design.
|
| Temas: | |
| Acceso en línea: | Texto completo |
MARC
| LEADER | 00000cam a2200000Ma 4500 | ||
|---|---|---|---|
| 001 | SCIDIR_ocn647697026 | ||
| 003 | OCoLC | ||
| 005 | 20231117015025.0 | ||
| 006 | m o d | ||
| 007 | cr cn||||||||| | ||
| 008 | 000317s2001 caua ob 001 0 eng d | ||
| 010 | |a 00036538 | ||
| 040 | |a E7B |b eng |e pn |c E7B |d OCLCQ |d N$T |d YDXCP |d IDEBK |d OCLCQ |d OCLCF |d OPELS |d B24X7 |d UMI |d DEBBG |d DEBSZ |d OCLCO |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO |d COO |d OCLCO |d OCLCQ |d OCLCO |d AGLDB |d OCLCQ |d STF |d D6H |d VTS |d CEF |d OCLCQ |d WYU |d UAB |d LEAUB |d AU@ |d M8D |d OL$ |d VT2 |d VLY |d OCLCO |d OCLCQ |d OCLCO | ||
| 019 | |a 162595693 |a 181009349 |a 823830706 |a 823900417 |a 824091750 |a 824139975 |a 870903549 |a 1035659810 |a 1065905077 |a 1103251249 |a 1152976136 |a 1162471254 |a 1192337256 |a 1240512872 | ||
| 020 | |a 9780080541266 |q (electronic bk.) | ||
| 020 | |a 0080541267 |q (electronic bk.) | ||
| 020 | |a 9781558606364 | ||
| 020 | |a 155860636X | ||
| 020 | |a 1281078042 | ||
| 020 | |a 9781281078049 | ||
| 020 | |z 155860636X | ||
| 020 | |a 9786611078041 | ||
| 020 | |a 6611078045 | ||
| 035 | |a (OCoLC)647697026 |z (OCoLC)162595693 |z (OCoLC)181009349 |z (OCoLC)823830706 |z (OCoLC)823900417 |z (OCoLC)824091750 |z (OCoLC)824139975 |z (OCoLC)870903549 |z (OCoLC)1035659810 |z (OCoLC)1065905077 |z (OCoLC)1103251249 |z (OCoLC)1152976136 |z (OCoLC)1162471254 |z (OCoLC)1192337256 |z (OCoLC)1240512872 | ||
| 050 | 4 | |a TK7868.T5 |b H37 2001eb | |
| 072 | 7 | |a TEC |x 008020 |2 bisacsh | |
| 072 | 7 | |a TEC |x 008010 |2 bisacsh | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 082 | 0 | 4 | |a 621.3815 |2 21 |
| 100 | 1 | |a Harris, David |q (David Lewis) | |
| 245 | 1 | 0 | |a Skew-tolerant circuit design / |c David Harris. |
| 260 | |a San Francisco : |b Morgan Kaufmann Publishers, |c �2001. | ||
| 300 | |a 1 online resource (xiv, 223 pages) : |b illustrations. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 490 | 1 | |a Morgan Kaufmann series in computer architecture and design | |
| 504 | |a Includes bibliographical references and index. | ||
| 588 | 0 | |a Print version record. | |
| 505 | 0 | |a Chapter 1 -- Introduction -- Chapter 2 -- Fundamental Concepts -- Chapter 3 -- IP Switching -- Chapter 4 -- Tag Switching -- Chapter 5 -- MPLS Core Protocols -- Chapter 6 -- Quality of Service -- Chapter 7 -- Constraint�based routing -- Chapter 8 -- Virtual Private Networks. | |
| 520 | |a As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of clocks. Increasing clock frequencies are forcing many engineers to rethink their timing budgets and to use skew-tolerant circuit techniques for both domino and static circuits. While senior designers have long developed their own techniques for reducing the sequencing overhead of domino circuits, this knowledge has routinely been protected as trade secret and has rarely been shared. Skew-Tolerant Circuit Design presents a systematic way of achieving the same goal and puts it in the hands of all designers. This book clearly presents skew-tolerant techniques and shows how they address the challenges of clocking, latching, and clock skew. It provides the practicing circuit designer with a clearly detailed tutorial and an insightful summary of the most recent literature on these critical clock skew issues. * Synthesizes the most recent advances in skew-tolerant design in one cohesive tutorial * Provides incisive instruction and advice punctuated by humorous illustrations * Includes exercises to test understanding of key concepts and solutions to selected exercises. | ||
| 546 | |a English. | ||
| 650 | 0 | |a Timing circuits |x Design and construction. | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Design and construction. | |
| 650 | 0 | |a Synchronization. | |
| 650 | 6 | |a Synchronisation. |0 (CaQQLa)201-0052956 | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x Integrated. |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x General. |2 bisacsh | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |x Design and construction |2 fast |0 (OCoLC)fst00975610 | |
| 650 | 7 | |a Synchronization |2 fast |0 (OCoLC)fst01141085 | |
| 650 | 7 | |a Timing circuits |x Design and construction |2 fast |0 (OCoLC)fst01151227 | |
| 776 | 0 | 8 | |i Print version: |a Harris, David (David Lewis). |t Skew-tolerant circuit design. |d San Francisco : Morgan Kaufmann Publishers, �2001 |w (DLC) 00036538 |
| 830 | 0 | |a Morgan Kaufmann series in computer architecture and design. | |
| 856 | 4 | 0 | |u https://sciencedirect.uam.elogim.com/science/book/9781558606364 |z Texto completo |