|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
SCIDIR_ocn624445256 |
003 |
OCoLC |
005 |
20231117033137.0 |
006 |
m o d |
007 |
cr bn||||||abp |
007 |
cr bn||||||ada |
008 |
100521s1995 enka o 001 0 eng d |
040 |
|
|
|a OCLCE
|b eng
|e pn
|c OCLCE
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCF
|d OPELS
|d OCLCQ
|d STF
|d AU@
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCO
|
016 |
7 |
|
|a 000011375073
|2 AU
|
019 |
|
|
|a 297371857
|a 974619601
|a 974664042
|a 1057958734
|
020 |
|
|
|a 0750623039
|q (electronic bk.)
|
020 |
|
|
|a 9780750623032
|q (electronic bk.)
|
035 |
|
|
|a (OCoLC)624445256
|z (OCoLC)297371857
|z (OCoLC)974619601
|z (OCoLC)974664042
|z (OCoLC)1057958734
|
042 |
|
|
|a dlr
|
050 |
|
4 |
|a QA76.5
|b .H44415 1995
|
082 |
0 |
4 |
|a 004/.3
|2 20
|
100 |
1 |
|
|a Heath, Steve.
|
245 |
1 |
0 |
|a Microprocessor architectures :
|b RISC, CISC, and DSP /
|c Steve Heath.
|
250 |
|
|
|a 2nd ed.
|
260 |
|
|
|a Oxford ;
|a Boston :
|b Newnes,
|c 1995.
|
300 |
|
|
|a 1 online resource (xiv, 398 pages) :
|b illustrations
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
506 |
|
|
|3 Use copy
|f Restrictions unspecified
|2 star
|5 MiAaHDL
|
533 |
|
|
|a Electronic reproduction.
|b [Place of publication not identified] :
|c HathiTrust Digital Library,
|d 2010.
|5 MiAaHDL
|
538 |
|
|
|a Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002.
|u http://purl.oclc.org/DLF/benchrepro0212
|5 MiAaHDL
|
583 |
1 |
|
|a digitized
|c 2010
|h HathiTrust Digital Library
|l committed to preserve
|2 pda
|5 MiAaHDL
|
588 |
0 |
|
|a Print version record.
|
520 |
|
|
|a 'Why are there all these different processor architectures and what do they all mean? Which processor will I use? How should I choose it?' Given the task of selecting an architecture or design approach, both engineers and managers require a knowledge of the whole system and an explanation of the design tradeoffs and their effects. This is information that rarely appears in data sheets or user manuals. This book fills that knowledge gap.
|
505 |
0 |
|
|a 1. Complex instruction set computers -- 2. 32 bit CISC processors -- 3. The RISC challenge -- 4. RISC wars -- 5. Digital signal processors -- 6. Memory, memory management and caches -- 7. Real-time software, interrupts and exceptions -- 8. Multiprocessing -- 9. Application examples -- 10. Semiconductor technology -- 11. The changing design cycle -- 12. The next generations -- 13. Selecting a micro-processor architecture.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Computer architecture.
|
650 |
|
6 |
|a Ordinateurs
|x Architecture.
|0 (CaQQLa)201-0015834
|
650 |
|
7 |
|a Computer architecture
|2 fast
|0 (OCoLC)fst00872026
|
650 |
|
7 |
|a Microprocessors
|2 fast
|0 (OCoLC)fst01020008
|
653 |
0 |
|
|a Microprocessors
|a Design
|
776 |
0 |
8 |
|i Print version:
|a Heath, Steve.
|t Microprocessor architectures.
|b 2nd ed.
|d Oxford ; Boston : Newnes, 1995
|w (DLC) 95173647
|w (OCoLC)33279924
|
856 |
4 |
0 |
|u https://sciencedirect.uam.elogim.com/science/book/9780750623032
|z Texto completo
|