Cargando…
Topics in engineering logic.
Topics in Engineering Logic.
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Oxford, New York,
Pergamon Press,
1962.
|
| Colección: | International series of monographs on electronics and instrumentation ;
v. 14. |
| Temas: | |
| Acceso en línea: | Texto completo |
MARC
| LEADER | 00000cam a2200000 4500 | ||
|---|---|---|---|
| 001 | SCIDIR_ocn615294861 | ||
| 003 | OCoLC | ||
| 005 | 20231117033127.0 | ||
| 006 | m o d | ||
| 007 | cr bn||||||abp | ||
| 007 | cr bn||||||ada | ||
| 008 | 100516s1962 enka ob 000 0 eng d | ||
| 040 | |a OCLCE |b eng |e pn |c OCLCE |d OCLCQ |d OCLCF |d OPELS |d OCLCQ |d STF |d AU@ |d VLY |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO | ||
| 015 | |a GB6218209 |2 bnb | ||
| 016 | 7 | |a 000002688703 |2 AU | |
| 019 | |a 974615379 |a 1057919804 |a 1162443201 | ||
| 020 | |a 9780080097022 |q (electronic bk.) | ||
| 020 | |a 0080097022 |q (electronic bk.) | ||
| 020 | |a 1483184684 | ||
| 020 | |a 9781483184685 | ||
| 035 | |a (OCoLC)615294861 |z (OCoLC)974615379 |z (OCoLC)1057919804 |z (OCoLC)1162443201 | ||
| 042 | |a dlr | ||
| 050 | 4 | |a TK7888.3 |b .N3 1962 | |
| 082 | 0 | 4 | |a 681.14 |
| 100 | 1 | |a Nadler, Morton. | |
| 245 | 1 | 0 | |a Topics in engineering logic. |
| 260 | |a Oxford, |a New York, |b Pergamon Press, |c 1962. | ||
| 300 | |a 1 online resource (231 pages) |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 490 | 1 | |a International series of monographs on electronics and instrumentation, |v v. 14 | |
| 504 | |a Includes bibliographical references. | ||
| 506 | |3 Use copy |f Restrictions unspecified |2 star |5 MiAaHDL | ||
| 533 | |a Electronic reproduction. |b [Place of publication not identified] : |c HathiTrust Digital Library, |d 2010. |5 MiAaHDL | ||
| 538 | |a Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. |u http://purl.oclc.org/DLF/benchrepro0212 |5 MiAaHDL | ||
| 583 | 1 | |a digitized |c 2010 |h HathiTrust Digital Library |l committed to preserve |2 pda |5 MiAaHDL | |
| 588 | 0 | |a Print version record. | |
| 505 | 0 | |a Front Cover; Topics in Engineering Logic; Copyright Page; Table of Contents; PREFACE; CHAPTER I. INTRODUCTION:THE LOGICAL MATRIX; 1. The logical variable; 2. Logical functions; 3. The logical matrix; 4. Operations on logical matrices; 5. Adjacency and k-cells, contact grids; 6. The second canonic form; 7. Symmetric functions; 8. Other applications of the logical matrix; 9. Multi-valued logic; 10. The connexion matrix; Summary; CHAPTER II. PHYSICAL CONSIDERATIONS: ELEMENTARY LOGICAL CIRCUITS FOR SYNCHRONOUS SYSTEMS; 1. Contacts, diodes and transistors; 2. ""Complete"" logical elements | |
| 505 | 8 | |a 3. Phase structures4. Diode-gated flip-flops for single-phase and two-phase application; 5. Transistor gates for single-phase and two-phase logicalcircuits; 6. Transistor gates for direct-coupled logical circuits; 7. Interconnexion of modes; Summary; CHAPTER III. THE MINIMAL FORM; 1. Introductory remarks; 2. The configuration code; 3. Redundancies and operation counts; 4. Preliminary definitions; 5. Preparation of the matrix for minimization; 6. Choice of & -cells: the first rule; 7. Choice of k-cells: the second rule; 8. Concrete gate synthesis | |
| 505 | 8 | |a 9. Switching functions for the case where the output variableenters into the functionSummary; CHAPTER IV. CODES AND MATRICES; 1. Introduction; 2. Hamming-distance codes; 3. Decimal codes; 4. Shift-register codes; 5. Commaless codes; Summary; CHAPTER V. OPERATIONAL CIRCUITS; 1. Circuit complexity; 2. The operational circuit; 3. Delay, output rate and critical functions; 4. Upper bound on the complexity of maximally simplified critical functions; 5. Critical functions and sequential circuits; 6. The construction of auxiliary functions; Summary; CHAPTER VI. STRUCTURAL REDUNDANCE | |
| 505 | 8 | |a 1. Failure rates2. Marginal checking; 3. Microredundance; 4. Maximum redundance; Appendix 1 : Statistics of microredundance (doubling); Appendix 2: Statistics of maximum redundance; Summary; CHAPTER VII. EXAMPLES; 1. Drum-indexing circuit; 2. Tape-to-drum buffer register; 3. Bi-directional decimal counter; 4. Series-parallel decimal multiplier; LIST OF REFERENCES; INDEX | |
| 520 | |a Topics in Engineering Logic. | ||
| 546 | |a English. | ||
| 650 | 0 | |a Electronic digital computers |x Design and construction. | |
| 650 | 0 | |a Logic, Symbolic and mathematical. | |
| 650 | 6 | |a Logique symbolique et math�ematique. |0 (CaQQLa)201-0001166 | |
| 650 | 7 | |a Electronic digital computers |x Design and construction |2 fast |0 (OCoLC)fst00907142 | |
| 650 | 7 | |a Logic, Symbolic and mathematical |2 fast |0 (OCoLC)fst01002068 | |
| 776 | 0 | 8 | |i Print version: |a Nadler, Morton. |t Topics in engineering logic. |d Oxford, New York, Pergamon Press, 1962 |w (DLC) 61017911 |w (OCoLC)2093729 |
| 830 | 0 | |a International series of monographs on electronics and instrumentation ; |v v. 14. | |
| 856 | 4 | 0 | |u https://sciencedirect.uam.elogim.com/science/book/9780080097022 |z Texto completo |