Cargando…
Low-power design of nanometer FPGAs : architecture and EDA /
Field Programmable Gate Arrays (FPGAs) have become very popular as embedded components on computing platforms. An FPGA is a viable, reprogrammable design approach that provides a fast time-to-market alternative to Application Specific Integrated Circuits (ASICs). Since FPGA implementations can be cu...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Otros Autores: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Amsterdam ; Boston : Burlington, MA :
Elsevier ; Morgan Kaufmann,
�2010.
|
| Colección: | Morgan Kaufmann series in systems on silicon.
|
| Temas: |
R�eseaux logiques programmables par l'utilisateur
> Conception assist�ee par ordinateur.
Nanosyst�emes �electrom�ecaniques
> Conception assist�ee par ordinateur.
|
| Acceso en línea: | Texto completo |
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | SCIDIR_ocn459953620 | ||
| 003 | OCoLC | ||
| 005 | 20231117032837.0 | ||
| 006 | m o d | ||
| 007 | cr cnu---unuuu | ||
| 008 | 091027s2010 ne a ob 001 0 eng d | ||
| 040 | |a OPELS |b eng |e pn |c OPELS |d OPELS |d N$T |d STF |d OCLCQ |d EBLCP |d IDEBK |d OCLCA |d OCLCQ |d OPELS |d OCLCQ |d YDXCP |d OCLCQ |d CDX |d OCLCQ |d DEBSZ |d OCLCQ |d OCLCF |d D6H |d LEAUB |d OL$ |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO | ||
| 019 | |a 515539610 | ||
| 020 | |a 9780080922348 |q (electronic bk.) | ||
| 020 | |a 0080922341 |q (electronic bk.) | ||
| 020 | |a 0123744385 |q (hbk.) | ||
| 020 | |a 9780123744388 |q (hbk.) | ||
| 020 | |z 9780123744388 | ||
| 035 | |a (OCoLC)459953620 |z (OCoLC)515539610 | ||
| 050 | 4 | |a TK7895.G36 |b H37 2010eb | |
| 072 | 7 | |a TEC |x 008050 |2 bisacsh | |
| 072 | 7 | |a TEC |x 008030 |2 bisacsh | |
| 072 | 7 | |a COM |x 036000 |2 bisacsh | |
| 082 | 0 | 4 | |a 621.395 |2 22 |
| 100 | 1 | |a Hassan, Hassan, |d 1979- | |
| 245 | 1 | 0 | |a Low-power design of nanometer FPGAs : |b architecture and EDA / |c by Hassan Hassan, Mohab Anis. |
| 260 | |a Amsterdam ; |a Boston : |b Elsevier ; |a Burlington, MA : |b Morgan Kaufmann, |c �2010. | ||
| 300 | |a 1 online resource (xiv, 241 pages) : |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 490 | 1 | |a Systems on silicon | |
| 504 | |a Includes bibliographical references (pages 221-235) and index. | ||
| 520 | |a Field Programmable Gate Arrays (FPGAs) have become very popular as embedded components on computing platforms. An FPGA is a viable, reprogrammable design approach that provides a fast time-to-market alternative to Application Specific Integrated Circuits (ASICs). Since FPGA implementations can be customized to fit for any application, their versatility leads to performance gains, and enables reuse of expensive silicon. Although high performance can be achieved in FPGAs, their high levels of power consumption pose a critical design challenge. This book will be an invaluable reference for researchers and practicing engineers concerned with power-efficient, FPGA design. State-of-the-art power reduction techniques for FPGAs will be described and compared. These techniques will be applied at the circuit, architecture, and electronic design automation levels to describe both the dynamic and leakage power sources and enable strategies for codesign. Design perspective on low-power FPGAs ... low-power techniques presented at key FPGA design levels for circuits, architectures, and electronic design automation, form critical, "bridge" guidelines for codesign; Low-leakage design in FPGAs ... comprehensive review of leakage-tolerant techniques empowers designers to minimize power dissipation; FPGA power estimation techniques ... provides valuable tools for estimating power efficiency/savings of current, low-power FPGA design techniques | ||
| 505 | 0 | |a FPGA Architectures -- Power Consumption in Nanometer FPGAs -- Power Modeling and Estimation Techniques in FPGAs -- Dynamic Power Reduction -- Leakage Power Reduction -- Low-Power FPGA Design in Future CMOS Technologies. | |
| 588 | 0 | |a Print version record. | |
| 650 | 0 | |a Field programmable gate arrays |x Computer-aided design. | |
| 650 | 0 | |a Nanoelectromechanical systems |x Computer-aided design. | |
| 650 | 0 | |a Low voltage integrated circuits |x Computer-aided design. | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration. | |
| 650 | 6 | |a R�eseaux logiques programmables par l'utilisateur |0 (CaQQLa)201-0278833 |x Conception assist�ee par ordinateur. |0 (CaQQLa)201-0380628 | |
| 650 | 6 | |a Nanosyst�emes �electrom�ecaniques |0 (CaQQLa)000262359 |x Conception assist�ee par ordinateur. |0 (CaQQLa)201-0380628 | |
| 650 | 6 | |a Circuits int�egr�es �a faible consommation |0 (CaQQLa)201-0281964 |x Conception assist�ee par ordinateur. |0 (CaQQLa)201-0380628 | |
| 650 | 6 | |a Circuits int�egr�es �a tr�es grande �echelle. |0 (CaQQLa)201-0117255 | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x VLSI & ULSI. |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x Logic. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Logic Design. |2 bisacsh | |
| 650 | 7 | |a Integrated circuits |x Very large scale integration |2 fast |0 (OCoLC)fst00975602 | |
| 650 | 7 | |a Low voltage integrated circuits |x Computer-aided design |2 fast |0 (OCoLC)fst01003179 | |
| 700 | 1 | |a Anis, Mohab. | |
| 776 | 0 | 8 | |i Print version: |a Hassan, Hassan A., 1979- |t Low-power design of nanometer FPGAs. |d Burlington, MA : Morgan Kaufmann, �2010 |z 9780123744388 |w (OCoLC)184827815 |
| 830 | 0 | |a Morgan Kaufmann series in systems on silicon. | |
| 856 | 4 | 0 | |u https://sciencedirect.uam.elogim.com/science/book/9780123744388 |z Texto completo |