|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
SCIDIR_ocn318353703 |
003 |
OCoLC |
005 |
20231117015302.0 |
006 |
m o d |
007 |
cr cn||||||||| |
008 |
090413s2009 ne a ob 001 0 eng d |
040 |
|
|
|a OPELS
|b eng
|e pn
|c OPELS
|d OPELS
|d CDX
|d OCLCQ
|d OCLCF
|d N$T
|d EBLCP
|d E7B
|d COO
|d B24X7
|d DEBBG
|d YDXCP
|d UA@
|d OCLCQ
|d IDEBK
|d OCLCQ
|d D6H
|d WYU
|d LEAUB
|d VT2
|d OCLCQ
|d OCLCO
|d OCLCQ
|
015 |
|
|
|a GBA895692
|2 bnb
|
016 |
7 |
|
|a 014685254
|2 Uk
|
019 |
|
|
|a 318339342
|a 646767449
|a 660082600
|a 712980300
|a 1062932019
|a 1103280018
|a 1129363564
|
020 |
|
|
|a 9780123743435
|
020 |
|
|
|a 0123743435
|
020 |
|
|
|a 9780080921860
|q (electronic bk.)
|
020 |
|
|
|a 0080921868
|q (electronic bk.)
|
024 |
8 |
|
|a 9786612711398
|
035 |
|
|
|a (OCoLC)318353703
|z (OCoLC)318339342
|z (OCoLC)646767449
|z (OCoLC)660082600
|z (OCoLC)712980300
|z (OCoLC)1062932019
|z (OCoLC)1103280018
|z (OCoLC)1129363564
|
050 |
|
4 |
|a TK7874
|b .P39 2009
|
072 |
|
7 |
|a TEC
|x 008020
|2 bisacsh
|
072 |
|
7 |
|a TEC
|x 008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 22
|
100 |
1 |
|
|a Pavlidis, Vasilis F.,
|d 1976-
|
245 |
1 |
0 |
|a Three-dimensional integrated circuit design /
|c Vasilis F. Pavlidis, Eby G. Friedman.
|
260 |
|
|
|a Amsterdam ;
|a Boston :
|b Morgan Kaufmann,
|c �2009.
|
300 |
|
|
|a 1 online resource (xv, 309 pages) :
|b illustrations
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
1 |
|
|a The Morgan Kaufmann series in systems on silicon
|
520 |
|
|
|a With vastly increased complexity and functionality in the "nanometer era" (i.e. hundreds of millions of transistors on one chip), increasing the performance of integrated circuits has become a challenging task. This is due primarily to the inevitable increase in the distance among circuit elements and interconnect design solutions have become the greatest determining factor in overall performance.
|
505 |
0 |
|
|a Chapter 1. Introduction -- Chapter 2. Manufacturing of 3-D Packaged Systems -- Chapter 3. 3-D Integrated Circuit Fabrication Technologies -- Chapter 4. Interconnect Prediction Models -- Chapter 5. Physical Design Techniques for 3-D ICs -- Chapter 6. Thermal Management Techniques -- Chapter 7. Timing Optimization for Two-Terminal Interconnects -- Chapter 8. Timing Optimization for Multi-Terminal Interconnects -- Appendix A: Enumeration of Gate Pairs in a 3-D IC --Appendix B: Formal Proof of Optimum Single Via Placement -- Appendix C: Proof of the Two-Terminal Via Placement Heuristic -- Appendix D: Proof of Condition for Via Placement of Multi-Terminal Nets -- References.
|
504 |
|
|
|a Includes bibliographical references (pages 289-303) and index.
|
588 |
0 |
|
|a Print version record.
|
650 |
|
0 |
|a Integrated circuits
|x Design and construction.
|
650 |
|
6 |
|a Circuits int�egr�es
|x Conception et construction.
|0 (CaQQLa)201-0363604
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x Integrated.
|2 bisacsh
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x General.
|2 bisacsh
|
650 |
|
7 |
|a Integrated circuits
|x Design and construction.
|2 fast
|0 (OCoLC)fst00975545
|
700 |
1 |
|
|a Friedman, Eby G.
|
776 |
0 |
8 |
|i Print version:
|a Pavlidis, Vasilis F., 1976-
|t Three-dimensional integrated circuit design.
|d Amsterdam ; Boston : Morgan Kaufmann, �2009
|z 9780123743435
|z 0123743435
|w (OCoLC)228364680
|
830 |
|
0 |
|a Morgan Kaufmann series in systems on silicon.
|
856 |
4 |
0 |
|u https://sciencedirect.uam.elogim.com/science/book/9780123743435
|z Texto completo
|