Digital VLSI design and simulation with Verilog /
"The integrated circuits are now growing its importance in every electronic system that needs an efficient VLSI architecture designs with low power consumption, compress chip area, speed, and operating frequency. The challenge for VLSI system designers is to optimize the hardware-software integ...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Tripathi, Suman Lata (Autor), Saxena, Sobhit (Autor), Sinha, Sanjeet Kumar (Autor), Patel, Govind Singh (Autor) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Hoboken, NJ :
John Wiley & Sons, Inc.,
2022.
|
Temas: | |
Acceso en línea: | Texto completo (Requiere registro previo con correo institucional) |
Ejemplares similares
-
Formal verification : an essential toolkit for modern VLSI design /
por: Seligman, Erik, et al.
Publicado: (2023) -
Formal verification : an essential toolkit for modern VLSI design /
por: Seligman, Erik, et al.
Publicado: (2015) -
Formal verification : an essential toolkit for modern VLSI design /
por: Seligman, Erik, et al.
Publicado: (2023) -
Formal verification : an essential toolkit for modern VLSI design /
por: Seligman, Erik
Publicado: (2015) -
HDL with digital design : VHDL and Verilog /
por: Botros, Nazeih, 1945-
Publicado: (2015)