Cargando…

Digital VLSI design and simulation with Verilog /

"The integrated circuits are now growing its importance in every electronic system that needs an efficient VLSI architecture designs with low power consumption, compress chip area, speed, and operating frequency. The challenge for VLSI system designers is to optimize the hardware-software integ...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Tripathi, Suman Lata (Autor), Saxena, Sobhit (Autor), Sinha, Sanjeet Kumar (Autor), Patel, Govind Singh (Autor)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Hoboken, NJ : John Wiley & Sons, Inc., 2022.
Temas:
Acceso en línea:Texto completo (Requiere registro previo con correo institucional)

MARC

LEADER 00000cam a2200000 i 4500
001 OR_on1252736079
003 OCoLC
005 20231017213018.0
006 m o d
007 cr cnu---unuuu
008 210511t20222022nju ob 001 0 eng
010 |a  2021020791 
040 |a DLC  |b eng  |e rda  |c DLC  |d OCLCO  |d OCLCF  |d ORMDA  |d DG1  |d OCLCO  |d YDX  |d N$T  |d OCLCQ  |d OCLCO 
020 |a 9781119778097  |q electronic book 
020 |a 1119778093  |q electronic book 
020 |a 9781119778066  |q electronic book 
020 |a 1119778069  |q electronic book 
020 |a 1119778085  |q electronic book 
020 |a 9781119778080  |q (electronic bk.) 
020 |z 9781119778042  |q hardcover 
029 1 |a AU@  |b 000069270918 
035 |a (OCoLC)1252736079 
037 |a 9781119778042  |b O'Reilly Media 
042 |a pcc 
050 0 0 |a TK7874.75  |b .T75 2022 
082 0 0 |a 621.39/5028553  |2 23 
049 |a UAMI 
100 1 |a Tripathi, Suman Lata,  |e author. 
245 1 0 |a Digital VLSI design and simulation with Verilog /  |c Suman Lata Tripathi, Sobhit Saxena, Sanjeet Kumar Sinha, Govind Singh Patel. 
264 1 |a Hoboken, NJ :  |b John Wiley & Sons, Inc.,  |c 2022. 
264 4 |c ©2022 
300 |a 1 online resource 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
504 |a Includes bibliographical references and index. 
520 |a "The integrated circuits are now growing its importance in every electronic system that needs an efficient VLSI architecture designs with low power consumption, compress chip area, speed, and operating frequency. The challenge for VLSI system designers is to optimize the hardware-software integration for lowering the total cost of acquisition of products. So, there is a demand for better technological solutions for advanced VLSI architectures that can be done through hardware description language (HDL). Verilog HDL is one of the programming languages that can give better solutions to this new era of the VLSI industry. The prefabrication design and analysis of such advanced VLSI architecture can be easily implemented with Verilog HDL with the available software tools like Xilinx and Cadence. The presented book mainly deals with fundamental concepts of digital design along with their design verification with Verilog HDL. The book will be a common source of knowledge for the beginners as well as research seeking students working in the area of VLSI design covering fundamentals of digital design from switch level to FPGA based implementation using hardware description language (HDL). The book is summarized in 10 chapters. Chapter 1 and 2 describes the fundamental concepts behind digital circuit design including combinational and sequential circuit design. Chapter 3 to chapter 8 is focused on sequential and combinational circuit design using Verilog HDL at a different level of abstractions in Verilog coding. Chapter 9 includes implementation of any logic function using a programmable logic device like PLD, CPLD or FPGA, etc. Chapter 10 covers a few real-time examples of digital circuit design using Verilog. Chapter 11 focuses on System Verilog, distinct features, computing Verilog and System Verilog with design example."--  |c Provided by publisher. 
588 |a Description based on online resource; title from digital title page (viewed on April 14, 2022). 
590 |a O'Reilly  |b O'Reilly Online Learning: Academic/Public Library Edition 
650 0 |a Integrated circuits  |x Very large scale integration  |x Design and construction. 
650 0 |a Verilog (Computer hardware description language) 
650 6 |a Verilog (Langage de description de matériel informatique) 
650 7 |a Integrated circuits  |x Very large scale integration  |x Design and construction  |2 fast 
650 7 |a Verilog (Computer hardware description language)  |2 fast 
700 1 |a Saxena, Sobhit,  |e author. 
700 1 |a Sinha, Sanjeet Kumar,  |e author. 
700 1 |a Patel, Govind Singh,  |e author. 
776 0 8 |i Print version:  |a Tripathi, Suman Lata.  |t Digital VLSI design and simulation with Verilog  |d Hoboken, NJ : John Wiley & Sons, 2022  |z 9781119778042  |w (DLC) 2021020790 
856 4 0 |u https://learning.oreilly.com/library/view/~/9781119778042/?ar  |z Texto completo (Requiere registro previo con correo institucional) 
938 |a EBSCOhost  |b EBSC  |n 3119972 
994 |a 92  |b IZTAP