Cargando…

Itanium Architecture for Programmers Understanding 64-Bit Processors and EPIC Principles.

Annotation

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Evans, James S. (Autor), Trimper, Gregory L. (Autor)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: E Rutherford : Old Tappan : Prentice Hall PTR Pearson Education [Distributor] April 2003
Colección:Hewlett-Packard professional books.
Temas:
Acceso en línea:Texto completo (Requiere registro previo con correo institucional)

MARC

LEADER 00000cam a2200000M 4500
001 OR_on1153004181
003 OCoLC
005 20231017213018.0
006 m d
007 cr n |||
008 030104e20030428njua o ||| 2 eng d
010 |a  2003042544 
040 |a VT2  |b eng  |c VT2  |d LDP  |d OCLCO  |d OCLCF  |d OCLCO  |d OCLCQ  |d OCLCO 
020 |a 9780131013728 
020 |a 0131013726  |q (Trade Paper) 
024 1 |a 076092021964 
024 3 |a 9780131013728 
035 |a (OCoLC)1153004181 
037 |b 00021483 
050 0 0 |a QA76.8.I83  |b E83 2003 
082 0 0 |a 004.165  |2 21 
049 |a UAMI 
100 1 |a Evans, James S.  |e Author. 
245 1 0 |a Itanium Architecture for Programmers  |h [electronic resource]:  |b Understanding 64-Bit Processors and EPIC Principles. 
260 |a E Rutherford :  |b Prentice Hall PTR  |c April 2003  |a Old Tappan :  |b Pearson Education [Distributor] 
300 |a 1 online resource (576 p. :)  |b ill. 
490 1 |a Hewlett-Packard Professional Books 
520 8 |a Annotation  |b <ul><li>Step-by-step guide to assembly language for the 64-bit Itanium processors, with extensive examples</li><li>Details of Explicitly Parallel Instruction Computing (EPIC): Instruction set, addressing, register stack engine, predication, I/O, procedure calls, floating-point operations, and more</li><li>Learn how to comprehend and optimize open source, Intel, and HP-UX compiler output</li></ul><b>Understand the full power of 64-bit Itanium EPIC processors</b><p><i>Itanium Architecture for Programmers</i>is a comprehensive introduction to the breakthrough capabilities of the new 64-bit Itanium architecture. Using standard command-line tools and extensive examples, the authors illuminate the Itanium design within the broader context of contemporary computer architecture via a step-by-step investigation of Itanium assembly language. Coverage includes:</p><ul><li>The potential of Explicitly Parallel Instruction Computing (EPIC)</li><li>Itanium instruction formats and addressing modes</li><li>Innovations such as the register stack engine (RSE) and extensive predication</li><li>Procedure calls and procedure-calling mechanisms</li><li>Floating-point operations</li><li>I/O techniques, from simple debugging to the use of files</li><li>Optimization of output from open source, Intel, and HP-UX compilers</li></ul><p>An essential resource for both computing professionals and students of architecture or assembly language, Itanium Architecture for Programmers includes extensive printed and Web-based references, plus many numeric, essay, and programming exercises for each chapter.</p> 
521 |a Scholarly & Professional  |b Prentice Hall PTR. 
590 |a O'Reilly  |b O'Reilly Online Learning: Academic/Public Library Edition 
650 0 |a Itanium (Microprocessor) 
650 4 |a Microprocessors. 
650 4 |a Computers  |x Microprocessors. 
650 6 |a Itanium (Microprocesseur) 
650 7 |a Itanium (Microprocessor)  |2 fast 
650 7 |a Engineering & Applied Sciences.  |2 hilcc 
650 7 |a Computer Science.  |2 hilcc 
700 1 |a Trimper, Gregory L.  |e Author. 
830 0 |a Hewlett-Packard professional books. 
856 4 0 |u https://learning.oreilly.com/library/view/~/0131013726/?ar  |z Texto completo (Requiere registro previo con correo institucional) 
887 |a QA76.8.I83E83 2003 
994 |a 92  |b IZTAP