|
|
|
|
LEADER |
00000cam a2200000Mi 4500 |
001 |
OR_on1119983640 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr ||||||||||| |
008 |
150906s2010 xx o 000 0 eng d |
040 |
|
|
|a NLW
|b eng
|e rda
|c NLW
|d NLE
|d OCLCF
|d UKMGB
|d UAB
|d STF
|d OCLCQ
|d OCLCO
|
066 |
|
|
|c Zsym
|
015 |
|
|
|a GBB6H5413
|2 bnb
|
016 |
7 |
|
|a 017585194
|2 Uk
|
019 |
|
|
|a 932057823
|
020 |
|
|
|a 9780080553849
|q (EPUB)
|
020 |
|
|
|a 0080553842
|q (EPUB)
|
029 |
1 |
|
|a UKMGB
|b 017585194
|
029 |
1 |
|
|a AU@
|b 000065313371
|
035 |
|
|
|a (OCoLC)1119983640
|z (OCoLC)932057823
|
037 |
|
|
|a 9780080553849
|b Ingram Content Group
|
082 |
0 |
4 |
|a 004.5
|2 22
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Jacob, Bruce.
|
245 |
1 |
0 |
|a Memory systems :
|b cache, DRAM, disk /
|c Bruce Jacob, Spencer W. Ng, David T. Wang ; with contributions by Samuel Rodriguez.
|
264 |
|
1 |
|a [Place of publication not identified] :
|b Morgan Kaufmann,
|c 2010.
|
300 |
|
|
|a 1 online resource (900 pages)
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
506 |
1 |
|
|a Legal Deposit;
|c Only available on premises controlled by the deposit library and to one user at any one time;
|e The Legal Deposit Libraries (Non-Print Works) Regulations (UK).
|5 WlAbNL
|
540 |
|
|
|a Restricted: Printing from this resource is governed by The Legal Deposit Libraries (Non-Print Works) Regulations (UK) and UK copyright law currently in force.
|5 WlAbNL
|
590 |
|
|
|a O'Reilly
|b O'Reilly Online Learning: Academic/Public Library Edition
|
650 |
|
0 |
|a Computer storage devices.
|
650 |
|
2 |
|a Computer Storage Devices
|
650 |
|
6 |
|a Ordinateurs
|x Mémoires.
|
650 |
|
7 |
|a Computer storage devices.
|2 fast
|0 (OCoLC)fst00872634
|
700 |
1 |
|
|a Ng, Spencer W.
|
700 |
1 |
|
|a Wang, David T.,
|d 1968-
|
856 |
4 |
0 |
|u https://learning.oreilly.com/library/view/~/9780123797513/?ar
|z Texto completo (Requiere registro previo con correo institucional)
|
880 |
0 |
|
|6 505-00/Zsym
|a Overview: On the Topic of Memory Systems and Their Design ▪ Part I: Cache Ch. 1. An Overview of Cache Principles 2. Logical Organization 3. Management of Cache Contents 4. Cache Cohenrence 5. Implementation Issues 6. Cache Case Studies Part II: DRAM 7. Memory Systems Overview 8. DRAM Device: Basic Circuits and Architecture 9. DRAM System Signalling and Timing 10. DRAM Memory System Organization 11. Generic DRAM Memory Access Protocol 12. Evolution of DRAM Devices 13. DRAM Memory Controller 14. Memory System Design Analysis Part II: Disk 15. Overview of Disks 16. The Physical Layer 17. The Data Layer 18. Performance Issues and Design Tradeoffs 19. Drive Interface 20. Operational Performance Improvement 21. The Cache Layer, 23. Performance Testing 24. Storage Subsystems 25. Advanced Topics 26. Case Study Part IV: Cross-Cutting Issues 27. The Holistic Design of Memory Hierarchies 28. Analysis of Cost and Performance 29. Power and Energy 30. Reliability 31. Virtual Memory
|
994 |
|
|
|a 92
|b IZTAP
|