|
|
|
|
LEADER |
00000cam a2200000Ma 4500 |
001 |
OR_on1119060779 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr cn||||||||| |
008 |
080819s2019 xx o 000 0 eng d |
010 |
|
|
|a 2018034374
|
040 |
|
|
|a OTZ
|b eng
|c OTZ
|d OCLCQ
|d VT2
|d UX1
|d OCLCF
|d TOH
|d OCLCO
|d OCLCQ
|d OCLCO
|
019 |
|
|
|a 1156388059
|a 1175631849
|a 1181899032
|a 1192346043
|a 1228550462
|a 1240520513
|a 1294692732
|
020 |
|
|
|z 9781119314134
|
020 |
|
|
|z 9781119313984
|
020 |
|
|
|a 1119314135
|
020 |
|
|
|a 9781119314134
|
020 |
|
|
|z 9781119313977
|q (Adobe PDF)
|
024 |
8 |
|
|a 9781119314134
|
029 |
1 |
|
|a AU@
|b 000067113330
|
035 |
|
|
|a (OCoLC)1119060779
|z (OCoLC)1156388059
|z (OCoLC)1175631849
|z (OCoLC)1181899032
|z (OCoLC)1192346043
|z (OCoLC)1228550462
|z (OCoLC)1240520513
|z (OCoLC)1294692732
|
050 |
0 |
0 |
|a TK7870.17
|b .A38 2019
|
082 |
0 |
0 |
|a 621.39/5
|2 23
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Keser, Beth,
|e author.
|
245 |
1 |
0 |
|a Advances in Embedded and Fan-Out Wafer Level Packaging Technologies /
|c Keser, Beth.
|
250 |
|
|
|a 1st edition.
|
264 |
|
1 |
|b Wiley-IEEE Press,
|c 2019.
|
300 |
|
|
|a 1 online resource (576 pages)
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|
365 |
|
|
|b 145.00
|
520 |
|
|
|a Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons. Filled with contributions from some of the field's leading experts, Advances in Embedded and Fan-Out Wafer Level Packaging Technologies begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions. Discusses specific company standards and their development results Content relates to practice as well as to contemporary and future challenges in electronics system integration and packaging Advances in Embedded and Fan-Out Wafer Level Packaging Technologies will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.
|
542 |
|
|
|f Copyright © 2019 by John Wiley & Sons
|g 2019
|
550 |
|
|
|a Made available through: Safari, an O'Reilly Media Company.
|
588 |
0 |
|
|a Online resource; Title from title page (viewed February 12, 2019).
|
504 |
|
|
|a Includes bibliographical references and index.
|
590 |
|
|
|a O'Reilly
|b O'Reilly Online Learning: Academic/Public Library Edition
|
650 |
|
0 |
|a Chip scale packaging.
|
650 |
|
0 |
|a Integrated circuits
|x Wafer-scale integration.
|
650 |
|
6 |
|a Boîtiers à puce.
|
650 |
|
6 |
|a Circuits intégrés
|x Intégration sur la plaquette.
|
650 |
|
7 |
|a Chip scale packaging
|2 fast
|
650 |
|
7 |
|a Integrated circuits
|x Wafer-scale integration
|2 fast
|
700 |
1 |
|
|a Kroehnert, Steffen,
|e author.
|
710 |
2 |
|
|a Safari, an O'Reilly Media Company.
|
856 |
4 |
0 |
|u https://learning.oreilly.com/library/view/~/9781119314134/?ar
|z Texto completo (Requiere registro previo con correo institucional)
|
994 |
|
|
|a 92
|b IZTAP
|