Cargando…

Verilog HDL design examples /

The Verilog language provides a means to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a fir...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Cavanagh, Joseph (Autor)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Boca Raton, FL : CRC Press, 2017.
Temas:
Acceso en línea:Texto completo (Requiere registro previo con correo institucional)

MARC

LEADER 00000cam a2200000 i 4500
001 OR_on1006879226
003 OCoLC
005 20231017213018.0
006 m o d
007 cr cnu---unuuu
008 171020s2017 flu ob 001 0 eng d
040 |a N$T  |b eng  |e rda  |e pn  |c N$T  |d IDEBK  |d YDX  |d EBLCP  |d CNCGM  |d OCLCF  |d OCLCQ  |d UPM  |d U3W  |d OTZ  |d LVT  |d TYFRS  |d S2H  |d OCLCQ  |d UKMGB  |d OCLCQ  |d ZCU  |d OCLCQ  |d OCLCO  |d K6U  |d OCLCQ  |d OCLCO  |d SFB  |d ORMDA  |d OCLCQ  |d OCLCO 
015 |a GBB7G5885  |2 bnb 
016 7 |a 018509804  |2 Uk 
020 |a 9781315103846  |q (electronic bk.) 
020 |a 1315103842  |q (electronic bk.) 
020 |a 9781351596305 
020 |a 1351596306 
020 |a 9781351596282 
020 |a 1351596284 
020 |a 9781351596299  |q (ePub ebook) 
020 |a 1351596292 
020 |z 9781138099951 
020 |z 1138099953 
024 7 |a 10.1201/b22315  |2 doi 
029 1 |a AU@  |b 000061015380 
029 1 |a CHBIS  |b 011432559 
029 1 |a CHVBK  |b 567525988 
029 1 |a UKMGB  |b 018509804 
035 |a (OCoLC)1006879226 
037 |a 9781351596299  |b Ingram Content Group 
037 |a 9781351596299  |b O'Reilly Media 
050 4 |a TK7868.D5  |b C3948 2017eb 
072 7 |a TEC  |x 009070  |2 bisacsh 
082 0 4 |a 621.381  |2 23 
049 |a UAMI 
100 1 |a Cavanagh, Joseph,  |e author. 
245 1 0 |a Verilog HDL design examples /  |c Joseph Cavanagh. 
264 1 |a Boca Raton, FL :  |b CRC Press,  |c 2017. 
300 |a 1 online resource 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
500 |a Includes index. 
588 0 |a Print version record. 
505 0 0 |t Chapter 1 Introduction to Logic Design Using Verilog HDL /  |r Joseph Cavanagh --  |t chapter 2 Combinational Logic Design Using Verilog HDL /  |r Joseph Cavanagh --  |t chapter 3 Sequential Logic Design Using Verilog HDL /  |r Joseph Cavanagh --  |t chapter 4 Computer Arithmetic Design Using Verilog HDL /  |r Joseph Cavanagh. 
520 3 |a The Verilog language provides a means to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a firm foundation in the design of the digital system using Verilog HDL. The Verilog projects include the design module, the test bench module, and the outputs obtained from the simulator that illustrate the complete functional operation of the design. Where applicable, a detailed review of the theory of the topic is presented together with the logic design principles--including: state diagrams, Karnaugh maps, equations, and the logic diagram. Numerous examples and homework problems are included throughout. The examples include logical operations, counters of different moduli, half adders, full adders, a carry lookahead adder, array multipliers, different types of Moore and Mealy machines, and arithmetic logic units (ALUs). 
504 |a Includes bibliographical references and index. 
590 |a O'Reilly  |b O'Reilly Online Learning: Academic/Public Library Edition 
650 0 |a Digital electronics  |x Computer-aided design. 
650 0 |a Logic design. 
650 0 |a Verilog (Computer hardware description language) 
650 6 |a Électronique numérique  |x Conception assistée par ordinateur. 
650 6 |a Structure logique. 
650 6 |a Verilog (Langage de description de matériel informatique) 
650 7 |a TECHNOLOGY & ENGINEERING  |x Mechanical.  |2 bisacsh 
650 7 |a Logic design  |2 fast 
650 7 |a Verilog (Computer hardware description language)  |2 fast 
776 0 8 |i Print version:  |a Cavanagh, Joseph.  |t Verilog HDL design examples.  |d Boca Raton, FL : CRC Press, 2017  |z 9781138099951  |w (DLC) 2017022734  |w (OCoLC)989045549 
856 4 0 |u https://learning.oreilly.com/library/view/~/9781351596299/?ar  |z Texto completo (Requiere registro previo con correo institucional) 
938 |a ProQuest Ebook Central  |b EBLB  |n EBL5107679 
938 |a EBSCOhost  |b EBSC  |n 1617286 
938 |a ProQuest MyiLibrary Digital eBook Collection  |b IDEB  |n cis38089142 
938 |a Taylor & Francis  |b TAFR  |n 9781315103846 
938 |a YBP Library Services  |b YANK  |n 14923650 
938 |a YBP Library Services  |b YANK  |n 14920784 
994 |a 92  |b IZTAP