Cargando…

Synchronization and arbitration in digital systems /

Today's networks of processors on and off chip, operating with independent clocks, need effective synchronization of the data passing between them for reliability. When two or more processors request access to a common resource, such as a memory, an arbiter has to decide which request to deal w...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Kinniment, D. J. (David John)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Chichester, England ; Hoboken, NJ : J. Wiley & Sons, ©2007.
Temas:
Acceso en línea:Texto completo (Requiere registro previo con correo institucional)

MARC

LEADER 00000cam a2200000Ia 4500
001 OR_ocn842844051
003 OCoLC
005 20231017213018.0
006 m o d
007 cr unu||||||||
008 130513s2007 enka ob 001 0 eng d
040 |a UMI  |b eng  |e pn  |c UMI  |d CNNAI  |d DEBSZ  |d MERUC  |d EBLCP  |d UKDOC  |d OCLCQ  |d OCLCF  |d OCLCQ  |d ZCU  |d OCLCQ  |d U3W  |d CEF  |d ICG  |d INT  |d OCLCQ  |d UAB  |d DKC  |d OCLCQ  |d OCLCO  |d OCLCQ 
019 |a 437218725  |a 476172446 
020 |a 047051082X 
020 |a 9780470510827 
020 |a 9780470517130  |q (electronic bk.) 
020 |a 0470517131  |q (electronic bk.) 
020 |z 9780470510827 
029 1 |a AU@  |b 000051433078 
029 1 |a DEBBG  |b BV041121748 
029 1 |a DEBBG  |b BV044130158 
029 1 |a DEBSZ  |b 396766722 
029 1 |a DEBSZ  |b 430494866 
035 |a (OCoLC)842844051  |z (OCoLC)437218725  |z (OCoLC)476172446 
037 |a CL0500000214  |b Safari Books Online 
050 4 |a TK7868.T5  |b .K56 2007 
082 0 4 |a 621.3815  |2 22 
049 |a UAMI 
100 1 |a Kinniment, D. J.  |q (David John) 
245 1 0 |a Synchronization and arbitration in digital systems /  |c David J. Kinniment. 
260 |a Chichester, England ;  |a Hoboken, NJ :  |b J. Wiley & Sons,  |c ©2007. 
300 |a 1 online resource (1 volume) :  |b illustrations 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
588 0 |a Print version record. 
504 |a Includes bibliographical references and index. 
505 0 |a Synchronization, arbitration and choice -- Modelling metastability -- Circuits -- Noise and its effects -- Metastability measurements -- Synchronizers in systems -- Networks and interconnects -- Pausible and stoppable clocks in GALS -- Arbitration -- Simple two-way arbiters -- Multi-way arbiters -- Priority arbiters. 
520 |a Today's networks of processors on and off chip, operating with independent clocks, need effective synchronization of the data passing between them for reliability. When two or more processors request access to a common resource, such as a memory, an arbiter has to decide which request to deal with first. Current developments in integrated circuit processing are leading to an increase in the numbers of independent digital processing elements in a single system. With this comes faster communications, more networks on chip, and the demand for more reliable, more complex, and higher performance sy. 
590 |a O'Reilly  |b O'Reilly Online Learning: Academic/Public Library Edition 
650 0 |a Timing circuits  |x Design and construction. 
650 0 |a Digital integrated circuits  |x Design and construction. 
650 0 |a Synchronization. 
650 6 |a Circuits intégrés numériques  |x Conception et construction. 
650 6 |a Synchronisation. 
650 7 |a Digital integrated circuits  |x Design and construction.  |2 fast  |0 (OCoLC)fst00893696 
650 7 |a Synchronization.  |2 fast  |0 (OCoLC)fst01141085 
650 7 |a Timing circuits  |x Design and construction.  |2 fast  |0 (OCoLC)fst01151227 
776 0 8 |i Print version:  |a Kinniment, D.J. (David John).  |t Synchronization and arbitration in digital systems.  |d Hoboken, NJ : J. Wiley & Sons, 2007  |z 9780470510827  |w (DLC) 2007044553  |w (OCoLC)180204929 
856 4 0 |u https://learning.oreilly.com/library/view/~/9780470510827/?ar  |z Texto completo (Requiere registro previo con correo institucional) 
938 |a 123Library  |b 123L  |n 22301 
938 |a EBL - Ebook Library  |b EBLB  |n EBL351481 
994 |a 92  |b IZTAP