Cargando…
Design recipes for FPGAs /
A rich treasure chest of design techniques and templates for solving practical, every-day problems using FPGAs.
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Amsterdam ; Boston ; London :
Newnes,
2007.
|
| Temas: | |
| Acceso en línea: | Texto completo (Requiere registro previo con correo institucional) |
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | OR_ocn173502373 | ||
| 003 | OCoLC | ||
| 005 | 20231017213018.0 | ||
| 006 | m o d | ||
| 007 | cr cnu---unuuu | ||
| 008 | 070929s2007 ne a ob 001 0 eng d | ||
| 040 | |a N$T |b eng |e pn |c N$T |d OCLCQ |d YDXCP |d OCLCQ |d IDEBK |d E7B |d OCLCQ |d MERUC |d OCLCQ |d OCLCF |d ZI0 |d OCLCQ |d OPELS |d BAKER |d UMI |d OCLCQ |d COO |d LOA |d DEBBG |d COCUF |d AGLDB |d STF |d MOR |d PIFAG |d OCLCQ |d JBG |d U3W |d WRM |d D6H |d OCLCQ |d VTS |d CEF |d INT |d VT2 |d OCLCQ |d LEAUB |d M8D |d HS0 |d UWK |d UKBTH |d UKCRE |d UKSSU |d OCLCQ |d OCLCO |d OCLCQ |d KSU |d OCLCQ | ||
| 019 | |a 162591610 |a 648316386 |a 811269691 |a 931874288 |a 961695269 |a 962729704 |a 966200456 |a 984784290 |a 988441831 |a 992027249 |a 1037739629 |a 1038605848 |a 1055348826 |a 1081216825 |a 1109116352 |a 1110363412 |a 1113567517 |a 1152993080 |a 1154865067 |a 1159645743 |a 1162032659 |a 1192348045 |a 1227634132 | ||
| 020 | |a 9780080548425 |q (electronic bk.) | ||
| 020 | |a 0080548423 |q (electronic bk.) | ||
| 020 | |z 9780750668453 |q (pbk.) | ||
| 020 | |z 0750668458 |q (pbk.) | ||
| 029 | 1 | |a AU@ |b 000048129525 | |
| 029 | 1 | |a AU@ |b 000051556355 | |
| 029 | 1 | |a AU@ |b 000068433129 | |
| 029 | 1 | |a CHNEW |b 001007150 | |
| 029 | 1 | |a DEBBG |b BV042314582 | |
| 029 | 1 | |a DEBBG |b BV043103727 | |
| 029 | 1 | |a DEBBG |b BV043968308 | |
| 029 | 1 | |a DEBSZ |b 367757206 | |
| 029 | 1 | |a DEBSZ |b 422184241 | |
| 029 | 1 | |a DEBSZ |b 485788004 | |
| 029 | 1 | |a GBVCP |b 802348084 | |
| 029 | 1 | |a GBVCP |b 88274870X | |
| 029 | 1 | |a NZ1 |b 11778572 | |
| 029 | 1 | |a NZ1 |b 14540996 | |
| 035 | |a (OCoLC)173502373 |z (OCoLC)162591610 |z (OCoLC)648316386 |z (OCoLC)811269691 |z (OCoLC)931874288 |z (OCoLC)961695269 |z (OCoLC)962729704 |z (OCoLC)966200456 |z (OCoLC)984784290 |z (OCoLC)988441831 |z (OCoLC)992027249 |z (OCoLC)1037739629 |z (OCoLC)1038605848 |z (OCoLC)1055348826 |z (OCoLC)1081216825 |z (OCoLC)1109116352 |z (OCoLC)1110363412 |z (OCoLC)1113567517 |z (OCoLC)1152993080 |z (OCoLC)1154865067 |z (OCoLC)1159645743 |z (OCoLC)1162032659 |z (OCoLC)1192348045 |z (OCoLC)1227634132 | ||
| 037 | |a 115956:116054 |b Elsevier Science & Technology |n http://www.sciencedirect.com | ||
| 050 | 4 | |a TK7895.G36 |b W55 2007eb | |
| 072 | 7 | |a TEC |x 008050 |2 bisacsh | |
| 072 | 7 | |a TEC |x 008030 |2 bisacsh | |
| 072 | 7 | |a COM |x 036000 |2 bisacsh | |
| 082 | 0 | 4 | |a 621.395 |2 22 |
| 049 | |a UAMI | ||
| 100 | 1 | |a Wilson, Peter R. |q (Peter Robert), |d 1939- | |
| 245 | 1 | 0 | |a Design recipes for FPGAs / |c Peter R. Wilson. |
| 260 | |a Amsterdam ; |a Boston ; |a London : |b Newnes, |c 2007. | ||
| 300 | |a 1 online resource (xxii, 289 pages) : |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 504 | |a Includes bibliographical references (pages 284-285) and index. | ||
| 588 | 0 | |a Print version record. | |
| 505 | 0 | |a Front cover; Design Recipes for FPGAs; Copyright page; Contents; Acknowledgements; Preface; List of Figures; Part 1 Overview; Part 2 Applications; Part 3 Designer's Toolbox; Part 4 Optimizing Designs; Part 5 Fundamental Techniques; Index. | |
| 520 | |a A rich treasure chest of design techniques and templates for solving practical, every-day problems using FPGAs. | ||
| 590 | |a eBooks on EBSCOhost |b EBSCO eBook Subscription Academic Collection - Worldwide | ||
| 590 | |a O'Reilly |b O'Reilly Online Learning: Academic/Public Library Edition | ||
| 650 | 0 | |a Field programmable gate arrays |x Design and construction. | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x VLSI & ULSI. |2 bisacsh | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Electronics |x Circuits |x Logic. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Logic Design. |2 bisacsh | |
| 650 | 7 | |a Field programmable gate arrays |x Design and construction. |2 fast |0 (OCoLC)fst00923911 | |
| 776 | 0 | 8 | |i Print version: |a Wilson, Peter R. (Peter Robert), 1939- |t Design recipes for FPGAs. |d Amsterdam ; Boston ; London : Newnes, 2007 |z 9780750668453 |z 0750668458 |w (OCoLC)85829383 |
| 856 | 4 | 0 | |u https://learning.oreilly.com/library/view/~/9780080548425/?ar |z Texto completo (Requiere registro previo con correo institucional) |
| 938 | |a Baker & Taylor |b BKTY |c 49.95 |d 49.95 |i 0750668458 |n 0007155095 |s active | ||
| 938 | |a ebrary |b EBRY |n ebr10188606 | ||
| 938 | |a EBSCOhost |b EBSC |n 203412 | ||
| 938 | |a YBP Library Services |b YANK |n 2614826 | ||
| 994 | |a 92 |b IZTAP | ||