Cargando…

System-level design with Rosetta /

The steady and unabated increase in the capacity of silicon has brought the semiconductor industry to a watershed challenge. Now a single chip can integrate a radio transceiver, a network interface, multimedia functions, all the "glue" needed to hold it together as well as a design that al...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Alexander, Perry
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Amsterdam ; Boston : San Francisco : Elsevier ; Morgan Kaufman, ©2007.
Colección:Morgan Kaufmann series in systems on silicon.
Temas:
Acceso en línea:Texto completo (Requiere registro previo con correo institucional)

MARC

LEADER 00000cam a2200000 a 4500
001 OR_ocn162596264
003 OCoLC
005 20231017213018.0
006 m o d
007 cr cn|||||||||
008 070806s2007 caua ob 001 0 eng d
040 |a OPELS  |b eng  |e pn  |c OPELS  |d BAKER  |d OCLCQ  |d N$T  |d YDXCP  |d IDEBK  |d DKDLA  |d UMI  |d CEF  |d E7B  |d UBY  |d ZCU  |d OCLCQ  |d DEBSZ  |d OCLCO  |d OCLCQ  |d OCLCF  |d OCLCQ  |d OCLCO  |d MERUC  |d EBLCP  |d OCLCO  |d OCLCQ  |d OCLCO  |d OCLCQ  |d OCLCO  |d COO  |d OCLCO  |d OCLCQ  |d OCLCO  |d AZK  |d OCLCO  |d JBG  |d LOA  |d COCUF  |d AGLDB  |d STF  |d MOR  |d PIFAG  |d OCLCQ  |d U3W  |d WRM  |d D6H  |d OCLCQ  |d VTS  |d ICG  |d INT  |d VT2  |d OCLCQ  |d WYU  |d TKN  |d AU@  |d LEAUB  |d DKC  |d OCLCQ  |d OL$  |d OCLCQ  |d K6U  |d VLY  |d QGK  |d OCLCQ  |d OCLCO  |d UKCRE  |d M8D  |d OCLCQ  |d KSU  |d OCLCQ  |d OCLCO 
019 |a 166887453  |a 435501488  |a 437182291  |a 475816226  |a 476070685  |a 505083149  |a 507575467  |a 648271840  |a 961596709  |a 962701158  |a 966194948  |a 984795801  |a 988417181  |a 991993734  |a 1037787215  |a 1038617430  |a 1044250861  |a 1055405599  |a 1056375624  |a 1058401981  |a 1102535702  |a 1103257000  |a 1129353787  |a 1153049319  |a 1162037266  |a 1241809889  |a 1272926165  |a 1295602339  |a 1300491291 
020 |a 9781558607712 
020 |a 1558607714 
020 |a 9780080498379  |q (electronic bk.) 
020 |a 008049837X  |q (electronic bk.) 
020 |a 1281015008 
020 |a 9781281015006 
020 |a 9786611015008 
020 |a 6611015000 
029 1 |a AU@  |b 000048750502 
029 1 |a AU@  |b 000051559576 
029 1 |a AU@  |b 000051860343 
029 1 |a CHNEW  |b 001006929 
029 1 |a DEBBG  |b BV039828919 
029 1 |a DEBBG  |b BV042314227 
029 1 |a DEBBG  |b BV043044759 
029 1 |a DEBBG  |b BV044124841 
029 1 |a DEBSZ  |b 355438305 
029 1 |a DEBSZ  |b 399119310 
029 1 |a DEBSZ  |b 422200786 
029 1 |a DEBSZ  |b 430406436 
029 1 |a DEBSZ  |b 449096572 
029 1 |a DKDLA  |b 820120-katalog:999891868005765 
029 1 |a GBVCP  |b 560503822 
029 1 |a HEBIS  |b 291508944 
029 1 |a NZ1  |b 11778597 
029 1 |a NZ1  |b 15189267 
035 |a (OCoLC)162596264  |z (OCoLC)166887453  |z (OCoLC)435501488  |z (OCoLC)437182291  |z (OCoLC)475816226  |z (OCoLC)476070685  |z (OCoLC)505083149  |z (OCoLC)507575467  |z (OCoLC)648271840  |z (OCoLC)961596709  |z (OCoLC)962701158  |z (OCoLC)966194948  |z (OCoLC)984795801  |z (OCoLC)988417181  |z (OCoLC)991993734  |z (OCoLC)1037787215  |z (OCoLC)1038617430  |z (OCoLC)1044250861  |z (OCoLC)1055405599  |z (OCoLC)1056375624  |z (OCoLC)1058401981  |z (OCoLC)1102535702  |z (OCoLC)1103257000  |z (OCoLC)1129353787  |z (OCoLC)1153049319  |z (OCoLC)1162037266  |z (OCoLC)1241809889  |z (OCoLC)1272926165  |z (OCoLC)1295602339  |z (OCoLC)1300491291 
037 |a 97225:97225  |b Elsevier Science & Technology  |n http://www.sciencedirect.com 
050 4 |a TK7874  |b .A44 2007eb 
072 7 |a TEC  |x 008020  |2 bisacsh 
072 7 |a TEC  |x 008010  |2 bisacsh 
082 0 4 |a 621.3815  |2 22 
049 |a UAMI 
100 1 |a Alexander, Perry. 
245 1 0 |a System-level design with Rosetta /  |c Perry Alexander. 
260 |a Amsterdam ;  |a Boston :  |b Elsevier ;  |a San Francisco :  |b Morgan Kaufman,  |c ©2007. 
300 |a 1 online resource (xxiv, 347 pages) :  |b illustrations 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file 
490 1 |a The Morgan Kaufmann series in systems on silicon 
520 |a The steady and unabated increase in the capacity of silicon has brought the semiconductor industry to a watershed challenge. Now a single chip can integrate a radio transceiver, a network interface, multimedia functions, all the "glue" needed to hold it together as well as a design that allows the hardware and software to be reconfigured for future applications. Such complex heterogeneous systems demand a different design methodology. A consortium of industrial and government labs have created a new language and a new design methodology to support this effort. Rosetta permits designers to specify requirements and constraints independent of their low level implementation and to integrate the designs of domains as distinct as digital and analog electronics, and the mechanical, optical, fluidic and thermal subsystems with which they interact. In this book, Perry Alexander, one of the developers of Rosetta, provides a tutorial introduction to the language and the system-level design methodology it was designed to support. * The first commercially published book on this system-level design language * Teaches you all you need to know on how to specify, define, and generate models in Rosetta * A presentation of complete case studies analyzing design trade-offs for power consumption, security requirements in a networking environment, and constraints for hardware/software co-design 
505 0 |a Chapter 1: Introduction -- Chapter 2: Items, Values, Types and Declarations -- Chapter 3: Expressions -- Chapter 4: Elemental Types -- Chapter 5: Composite Types -- Chapter 6: Functions -- Chapter 7: Higher-Order Functions -- Chapter 8: User Defined Types -- Chapter 9: Facet Basics -- Chapter 10: Defining Facets -- Chapter 11: Packages, Libraries and Components -- Chapter 12: Domains -- Chapter 13: Reflection -- Chapter 14: The Facet Algebra -- Chapter 15: Domain Interactions -- Chapter 16: Case Studies -- Chapter 17: RTL Design -- Chapter 18: Power Aware Design -- Chapter 19: Power Aware Modeling Revisited -- Chapter 20: System-Level Networking. 
504 |a Includes bibliographical references (pages 339-341) and index. 
588 0 |a Print version record. 
546 |a English. 
590 |a O'Reilly  |b O'Reilly Online Learning: Academic/Public Library Edition 
590 |a eBooks on EBSCOhost  |b EBSCO eBook Subscription Academic Collection - Worldwide 
650 0 |a Integrated circuits  |x Computer-aided design. 
650 6 |a Circuits intégrés  |x Conception assistée par ordinateur. 
650 7 |a TECHNOLOGY & ENGINEERING  |x Electronics  |x Circuits  |x Integrated.  |2 bisacsh 
650 7 |a TECHNOLOGY & ENGINEERING  |x Electronics  |x Circuits  |x General.  |2 bisacsh 
650 7 |a Integrated circuits  |x Computer-aided design.  |2 blmlsh 
650 7 |a Integrated circuits  |x Computer-aided design  |2 fast 
776 0 8 |i Print version:  |a Alexander, Perry.  |t System-level design with Rosetta.  |d Amsterdam ; Boston : Elsevier ; San Francisco : Morgan Kaufman, ©2007  |z 1558607714  |z 9781558607712  |w (OCoLC)70402468 
830 0 |a Morgan Kaufmann series in systems on silicon. 
856 4 0 |u https://learning.oreilly.com/library/view/~/9781558607712/?ar  |z Texto completo (Requiere registro previo con correo institucional) 
938 |a Baker & Taylor  |b BKTY  |c 72.95  |d 72.95  |i 1558607714  |n 0006852752  |s active 
938 |a ProQuest Ebook Central  |b EBLB  |n EBL297163 
938 |a ebrary  |b EBRY  |n ebr10180931 
938 |a EBSCOhost  |b EBSC  |n 195622 
938 |a YBP Library Services  |b YANK  |n 2613795 
994 |a 92  |b IZTAP