|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
OR_ocm85820227 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr ||||||||||| |
008 |
020724s2003 nyua ob 001 0 eng d |
010 |
|
|
|a 2002031140
|
040 |
|
|
|a DG1
|b eng
|e pn
|c DG1
|d BTCTA
|d IEEEE
|d OCLCQ
|d DG1
|d UPM
|d OCLCQ
|d N$T
|d YDXCP
|d EBLCP
|d TEFOD
|d IDEBK
|d E7B
|d OCLCO
|d AU@
|d BAKER
|d UMI
|d OCLCO
|d DEBSZ
|d OCLCQ
|d OCLCO
|d OCLCF
|d FTU
|d COO
|d OCLCQ
|d OCLCO
|d TEFOD
|d OCLCO
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCO
|d DEBBG
|d DG1
|d UAB
|d LIP
|d ESU
|d OCLCQ
|d MERER
|d OCLCQ
|d KIJ
|d OCLCQ
|d CEF
|d WYU
|d U3W
|d YOU
|d OCLCQ
|d LEAUB
|d OCLCQ
|d VT2
|d UKUOP
|d OCLCO
|d OCLCQ
|d LDP
|d INARC
|
019 |
|
|
|a 60384277
|a 71509674
|a 77276955
|a 223409472
|a 646795489
|a 842846803
|a 990764217
|a 992909108
|a 1044256538
|a 1056398757
|a 1060795867
|a 1060919035
|a 1064150187
|a 1103267776
|a 1129356142
|a 1153040740
|
020 |
|
|
|a 9780471723707
|q (electronic bk.)
|
020 |
|
|
|a 0471723703
|q (electronic bk.)
|
020 |
|
|
|a 9780471723684
|q (electronic bk.)
|
020 |
|
|
|a 0471723681
|q (electronic bk.)
|
020 |
|
|
|z 9780471274476
|q (cloth)
|
020 |
|
|
|z 047127447X
|q (cloth)
|
024 |
7 |
|
|a 10.1002/0471723703
|2 doi
|
029 |
1 |
|
|a AU@
|b 000023802778
|
029 |
1 |
|
|a AU@
|b 000050867066
|
029 |
1 |
|
|a AU@
|b 000051433001
|
029 |
1 |
|
|a AU@
|b 000067112513
|
029 |
1 |
|
|a AU@
|b 000072979643
|
029 |
1 |
|
|a CHBIS
|b 010058631
|
029 |
1 |
|
|a CHNEW
|b 000928665
|
029 |
1 |
|
|a CHVBK
|b 480089876
|
029 |
1 |
|
|a DEBBG
|b BV041121754
|
029 |
1 |
|
|a DEBBG
|b BV043385576
|
029 |
1 |
|
|a DEBSZ
|b 377427454
|
029 |
1 |
|
|a DEBSZ
|b 396766781
|
029 |
1 |
|
|a DEBSZ
|b 484926373
|
029 |
1 |
|
|a NZ1
|b 12242636
|
035 |
|
|
|a (OCoLC)85820227
|z (OCoLC)60384277
|z (OCoLC)71509674
|z (OCoLC)77276955
|z (OCoLC)223409472
|z (OCoLC)646795489
|z (OCoLC)842846803
|z (OCoLC)990764217
|z (OCoLC)992909108
|z (OCoLC)1044256538
|z (OCoLC)1056398757
|z (OCoLC)1060795867
|z (OCoLC)1060919035
|z (OCoLC)1064150187
|z (OCoLC)1103267776
|z (OCoLC)1129356142
|z (OCoLC)1153040740
|
037 |
|
|
|a BE78AA89-EFFE-4AA9-9DFC-578C71BE54C4
|b OverDrive, Inc.
|n http://www.overdrive.com
|
050 |
|
4 |
|a TK7868.T5
|b D54 2003
|
072 |
|
7 |
|a TEC
|x 008020
|2 bisacsh
|
072 |
|
7 |
|a TEC
|x 008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 21
|
049 |
|
|
|a UAMI
|
245 |
0 |
0 |
|a Digital system clocking :
|b high performance and low-power aspects /
|c Vojin G. Oklobdzjja, Vladlmlr M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic.
|
260 |
|
|
|a New York :
|b IEEE ;
|a Hoboken, N.J. :
|b Wiley-Interscience,
|c ©2003.
|
300 |
|
|
|a 1 online resource (xv, 245 pages) :
|b illustrations
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
504 |
|
|
|a Includes bibliographical references (pages 233-240) and index.
|
505 |
0 |
0 |
|g Chapter 1.
|t Introduction.
|g 1.1.
|t Clocking in Synchronous Systems.
|g 1.2.
|t System Clock Design.
|g 1.3.
|t Timing Parameters.
|g 1.4.
|t Clock Signal Distribution --
|g Chapter 2.
|t Theory of Clocked Storage Elements.
|g 2.1.
|t Latch-Based Clocked Storage Elements.
|g 2.2.
|t Flip-Flop --
|g Chapter 3.
|t Timing and Energy Parameters.
|g 3.1.
|t Timing Parameters.
|g 3.2.
|t Energy Parameters.
|g 3.3.
|t Interface with Clock Network and Combinational Logic --
|g Chapter 4.
|t Pipelining and Timing Analysis.
|g 4.1.
|t Analysis of a System that Uses a Flip-Flop.
|g 4.2.
|t Analysis of a System that Uses a Single Latch.
|g 4.3.
|t Analysis of a System with a Two-Phase Clock and Two Latches in an M-S Arrangement.
|g 4.4.
|t Analysis of a System with a Single-Phase Clock and Dual-Edge-Triggered Storage Elements --
|g Chapter 5.
|t High-Performance System Issues.
|g 5.1.
|t Absorbing Clock Uncertainties.
|g 5.2.
|t Time Borrowing.
|g 5.3.
|t Time Borrowing and Clock Uncertainty --
|g Chapter 6.
|t Low-Energy System Issues.
|g 6.1.
|t Low-Swing Circuit Techniques.
|g 6.2.
|t Clock Gating.
|g 6.3.
|t Dual-Edge Triggering.
|g 6.4.
|t Glitch Robust Design --
|g Chapter.
|t 7 Simulation Techniques.
|g 7.1.
|t The Method of Logical Effort.
|g 7.2.
|t Environment Setup.
|g 7.3.
|t Appendix --
|g Chapter 8.
|t State-of-the-Art Clocked Storage Elements in CMOS Technology.
|g 8.1.
|t Master-Slave Latch Examples.
|g 8.2.
|t Flip-Flop Examples.
|g 8.3.
|t Clocked Storage Elements with Local Clock Gating.
|g 8.4.
|t Low-Swing Clock Storage Elements.
|g 8.5.
|t Dual-Edgc-Triggered Clocked Storage Elements.
|g 8.6.
|t Summary --
|g Chapter 9.
|t Microprocessor Examples.
|g 9.1.
|t Clocking for Intel Microprocessors.
|g 9.2.
|t Sun Microsystems Ultrasparc-III Clocking.
|g 9.3.
|t Alpha Clocking: A Historical Overview.
|g 9.4.
|t Clocked Storage Elements in IBM Processors.
|
588 |
0 |
|
|a Print version record and online resource.
|
520 |
|
|
|a Provides the only up-to-date source on the most recent advances in this often complex and fascinating topic. . The only book to be entirely devoted to clocking. Clocking has become one of the most important topics in the field of digital system design. A "must have" book for advanced circuit engineers
|
590 |
|
|
|a O'Reilly
|b O'Reilly Online Learning: Academic/Public Library Edition
|
650 |
|
0 |
|a Timing circuits
|x Design and construction.
|
650 |
|
0 |
|a Memory management (Computer science)
|
650 |
|
0 |
|a Low voltage integrated circuits
|x Design and construction.
|
650 |
|
0 |
|a High performance computing.
|
650 |
|
0 |
|a Electronic digital computers
|x Power supply.
|
650 |
|
0 |
|a Electric power
|x Conservation.
|
650 |
|
6 |
|a Gestion mémoire (Informatique)
|
650 |
|
6 |
|a Superinformatique.
|
650 |
|
6 |
|a Ordinateurs
|x Alimentation en énergie.
|
650 |
|
6 |
|a Électricité
|x Conservation.
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x Integrated.
|2 bisacsh
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x General.
|2 bisacsh
|
650 |
|
7 |
|a Timing circuits
|x Design and construction.
|2 fast
|0 (OCoLC)fst01151227
|
650 |
|
7 |
|a Memory management (Computer science)
|2 fast
|0 (OCoLC)fst01015971
|
650 |
|
7 |
|a Low voltage integrated circuits
|x Design and construction.
|2 fast
|0 (OCoLC)fst01003180
|
650 |
|
7 |
|a High performance computing.
|2 fast
|0 (OCoLC)fst00956032
|
650 |
|
7 |
|a Electronic digital computers
|x Power supply.
|2 fast
|0 (OCoLC)fst00907159
|
650 |
|
7 |
|a Electric power
|x Conservation.
|2 fast
|0 (OCoLC)fst00905360
|
653 |
|
|
|a Electrical and Electronics Engineering.
|
700 |
1 |
|
|a Oklobdzija, Vojin G.,
|e author.
|
700 |
1 |
|
|a Stojanovic, Vladlmlr M.,
|e author.
|
700 |
1 |
|
|a Markovic, Dejan M.,
|e author.
|
700 |
1 |
|
|a Nedovic, Nikola M.,
|e author.
|
776 |
0 |
8 |
|i Print version:
|t Digital system clocking.
|d New York : IEEE ; Hoboken, N.J. : Wiley-Interscience, ©2003
|z 047127447X
|w (DLC) 2002031140
|w (OCoLC)50315077
|
856 |
4 |
0 |
|u https://learning.oreilly.com/library/view/~/9780471274476/?ar
|z Texto completo (Requiere registro previo con correo institucional)
|
938 |
|
|
|a Baker & Taylor
|b BKTY
|c 111.50
|d 111.50
|i 047127447X
|n 0004055849
|s active
|
938 |
|
|
|a Baker and Taylor
|b BTCP
|n BK0007440167
|
938 |
|
|
|a ebrary
|b EBRY
|n ebr10274998
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 129402
|
938 |
|
|
|a Wiley Subscription Services
|b WILY
|n jws01702557
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 2943226
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 2299059
|
938 |
|
|
|a Internet Archive
|b INAR
|n digitalsystemclo0000unse
|
994 |
|
|
|a 92
|b IZTAP
|