ASIC and FPGA verification : a guide to component modeling /
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate v...
Clasificación: | Libro Electrónico |
---|---|
Autor principal: | Munden, Richard |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Amsterdam ; Boston :
Elsevier,
©2005.
|
Colección: | Morgan Kaufmann series in systems on silicon.
|
Temas: | |
Acceso en línea: | Texto completo |
Ejemplares similares
-
ASIC and FPGA verification : a guide to component modeling /
por: Munden, Richard
Publicado: (2005) -
ASIC and FPGA verification : a guide to component modeling /
por: Munden, Richard
Publicado: (2005) -
ASIC and FPGA verification : a guide to component modeling /
por: Munden, Richard
Publicado: (2005) -
High-performance ASIC design : using synthesizable domino logic in an ASIC flow /
por: Hossain, Razak, 1965-
Publicado: (2008) -
Logic design for array-based circuits : a structured design methodology /
por: White, Donnamaie E., 1942-
Publicado: (1992)