|
|
|
|
| LEADER |
00000nam a2200000 a 4500 |
| 001 |
ELB177749 |
| 003 |
FINmELB |
| 005 |
20200520144314.0 |
| 006 |
m o d | |
| 007 |
cr cn||||||||| |
| 008 |
080124s2008 njua sb 001 0 eng |
| 020 |
|
|
|z 9780470185322
|
| 035 |
|
|
|a (OCoLC)191318241
|
| 040 |
|
|
|a FINmELB
|c FINmELB
|d FINmELB
|
| 050 |
|
4 |
|a TK7895.G36
|b C484 2008
|
| 082 |
0 |
4 |
|a 621.39/5
|2 22
|
| 100 |
1 |
|
|a Chu, Pong P.,
|d 1959-
|
| 245 |
1 |
0 |
|a FPGA prototyping by Verilog examples
|h [electronic resource] :
|b Xilinx Spartan -3 version /
|c Pong P. Chu.
|
| 260 |
|
|
|a Hoboken, N.J. :
|b J. Wiley & Sons,
|c c2008.
|
| 300 |
|
|
|a xxvii, 488 p. :
|b ill.
|
| 504 |
|
|
|a Includes bibliographical references (p. 485-486) and index.
|
| 588 |
|
|
|a Description based on metadata supplied by the publisher and other sources.
|
| 590 |
|
|
|a Electronic reproduction. Santa Fe, Arg.: elibro, 2021. Available via World Wide Web. Access may be limited to eLibro affiliated libraries.
|
| 650 |
|
0 |
|a Field programmable gate arrays
|x Design and construction.
|
| 650 |
|
0 |
|a Prototypes, Engineering.
|
| 650 |
|
0 |
|a Verilog (Computer hardware description language)
|
| 655 |
|
4 |
|a Electronic books.
|
| 797 |
2 |
|
|a elibro, Corp.
|
| 856 |
4 |
0 |
|u https://elibro.uam.elogim.com/ereader/bidiuam/177749
|z Texto completo
|
| 950 |
|
|
|a eLibro English
|
