|
|
|
|
LEADER |
00000cam a2200000 i 4500 |
001 |
EBSCO_ocn907468752 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr ||||||||||| |
008 |
141113s2015 nyu obi 001 0 eng |
010 |
|
|
|a 2020679109
|
040 |
|
|
|a DLC
|b eng
|e rda
|e pn
|c DLC
|d E7B
|d EBLCP
|d DEBSZ
|d IDB
|d AGLDB
|d VTS
|d AU@
|d STF
|d M8D
|d UKSSU
|d N$T
|d OCLCO
|d AZK
|d OCLCF
|d VLY
|d OCLCO
|d OCLCQ
|
019 |
|
|
|a 961590088
|
020 |
|
|
|a 9781634636261
|q (ebook)
|
020 |
|
|
|a 1634636260
|
020 |
|
|
|z 9781634634212
|q (hardcover)
|
020 |
|
|
|z 1634634217
|
029 |
1 |
|
|a AU@
|b 000062587565
|
029 |
1 |
|
|a DEBBG
|b BV043621073
|
029 |
1 |
|
|a DEBSZ
|b 44285028X
|
029 |
1 |
|
|a DEBSZ
|b 449495450
|
029 |
1 |
|
|a DEBSZ
|b 493162224
|
035 |
|
|
|a (OCoLC)907468752
|z (OCoLC)961590088
|
050 |
0 |
0 |
|a TK7888.4
|
072 |
|
7 |
|a TEC
|x 009070
|2 bisacsh
|
082 |
0 |
0 |
|a 621.39/5
|2 23
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Zhou, Ri-Gui,
|e author.
|
245 |
1 |
0 |
|a Reversible logic circuits /
|c Ri-Gui Zhou and Naihuan Jing.
|
264 |
|
1 |
|a New York :
|b Nova Science Publishers, Inc.,
|c [2015]
|
300 |
|
|
|a 1 online resource
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a data file
|
490 |
1 |
|
|a Electrical engineering developments
|
504 |
|
|
|a Includes bibliographical references and index.
|
588 |
0 |
|
|a Print version record and CIP data provided by publisher.
|
505 |
0 |
|
|a Basic knowledge of reversible quantum logic circuit -- Reversible adders -- Transistor realization of reversible 'Zs' series gates and reversible array multiplier -- Optimization approaches for designing a novel 4-bit reversible comparator -- Reversible arithmetic logic unit -- QCA theory -- QCA general logic gate design -- QCA simulation.
|
520 |
|
|
|a In the conventional combination of logic circuits, energy loss is an important consideration. Research on reversible logic circuits are of interest to power minimization having applications in low power CMOS design, DNA computing, bioinformatics, nanotechnology, information security and so on. In this book, a novel reversible quantum full adder, reversible BCD adder, subtraction and quantum No-Wait-Carry adder and a novel reversible quantum array multiplier is introduced. At the same time, the model of this array multiplier based on CMOS technology and pass-transistor is also discussed. Revers.
|
590 |
|
|
|a eBooks on EBSCOhost
|b EBSCO eBook Subscription Academic Collection - Worldwide
|
650 |
|
0 |
|a Logic circuits.
|
650 |
|
0 |
|a Reversible computing.
|
650 |
|
6 |
|a Circuits logiques.
|
650 |
|
6 |
|a Calcul réversible.
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Mechanical.
|2 bisacsh
|
650 |
|
7 |
|a Logic circuits.
|2 fast
|0 (OCoLC)fst01002031
|
650 |
|
7 |
|a Reversible computing.
|2 fast
|0 (OCoLC)fst01896582
|
700 |
1 |
|
|a Jing, Naihuan,
|e author.
|
776 |
0 |
8 |
|i Print version:
|t Reversible logic circuits.
|d New York : Nova Publishers, [2015]
|z 9781634634212
|w (DLC) 2014044400
|
830 |
|
0 |
|a Electrical engineering developments series.
|
856 |
4 |
0 |
|u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=979562
|z Texto completo
|
938 |
|
|
|a EBL - Ebook Library
|b EBLB
|n EBL2080912
|
938 |
|
|
|a ebrary
|b EBRY
|n ebr11043375
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 979562
|
994 |
|
|
|a 92
|b IZTAP
|