|
|
|
|
LEADER |
00000cam a2200000 i 4500 |
001 |
EBSCO_ocn902847098 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr cnu---unuuu |
008 |
150206s2014 nyu o 001 0 eng d |
040 |
|
|
|a N$T
|b eng
|e rda
|e pn
|c N$T
|d OCLCF
|d EBLCP
|d DEBSZ
|d AGLDB
|d OCLCQ
|d VTS
|d STF
|d M8D
|d OCLCQ
|d AJS
|d OCLCQ
|d OCLCO
|d TXE
|d OCLCQ
|
019 |
|
|
|a 913695120
|a 923677875
|a 928197407
|
020 |
|
|
|a 9781634636209
|q (electronic bk.)
|
020 |
|
|
|a 1634636201
|q (electronic bk.)
|
020 |
|
|
|z 9781634633222
|
020 |
|
|
|z 1634633229
|
029 |
1 |
|
|a DEBBG
|b BV043784021
|
029 |
1 |
|
|a DEBSZ
|b 450747697
|
035 |
|
|
|a (OCoLC)902847098
|z (OCoLC)913695120
|z (OCoLC)923677875
|z (OCoLC)928197407
|
050 |
|
4 |
|a TK7868.S9
|b L69 2014eb
|
072 |
|
7 |
|a TEC
|x 009070
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815/37
|2 23
|
049 |
|
|
|a UAMI
|
245 |
0 |
0 |
|a Low power high speed CMOS multiplexer design /
|c editors, Shyam Akashe and Khusbou Mishra.
|
264 |
|
1 |
|a Hauppauge, New York :
|b Nova Science Publisher's, Inc.,
|c [2014]
|
300 |
|
|
|a 1 online resource
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
1 |
|
|a Electrical Engineering Developments
|
500 |
|
|
|a Includes index.
|
505 |
0 |
|
|a Scaling issue of recent design of CMOS device nanotechnology -- Impact of techniques in nanoscale CMOS technology -- Various logic styles of multiplexer for low power designs -- Leakage reduction techniques on multiplexer circuit for the system SOC design -- Impact of GDI and FINFET on multiplexer.
|
588 |
0 |
|
|a Print version record.
|
520 |
|
|
|a This book proposes the reversible logic Multiplexer and also demarcates between reversible and irreversible logic Multiplexers. For power reduction in future computing technologies, reversible logic is a very productive approach of logic synthesis. The purpose of this book is to reduce power and area of 2:1 MUX, 4:1 MUX and reversible logic while maintaining the viable performance. The diverse configurations are designed using different topologies of 2:1 MUX and 4:1 MUX such as CMOS based MUX, transmission gate and pass transistor. The editors propose a new application of GDI (Gate-Diffusion I.
|
590 |
|
|
|a eBooks on EBSCOhost
|b EBSCO eBook Subscription Academic Collection - Worldwide
|
650 |
|
0 |
|a Switching circuits.
|
650 |
|
0 |
|a Mixing circuits.
|
650 |
|
0 |
|a Multiplexing.
|
650 |
|
0 |
|a Electronic circuit design.
|
650 |
|
0 |
|a Metal oxide semiconductors, Complementary.
|
650 |
|
0 |
|a Low voltage integrated circuits.
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Mechanical.
|2 bisacsh
|
650 |
|
7 |
|a Electronic circuit design.
|2 fast
|0 (OCoLC)fst00906862
|
650 |
|
7 |
|a Low voltage integrated circuits.
|2 fast
|0 (OCoLC)fst01003178
|
650 |
|
7 |
|a Metal oxide semiconductors, Complementary.
|2 fast
|0 (OCoLC)fst01017635
|
650 |
|
7 |
|a Mixing circuits.
|2 fast
|0 (OCoLC)fst01024119
|
650 |
|
7 |
|a Multiplexing.
|2 fast
|0 (OCoLC)fst01029051
|
650 |
|
7 |
|a Switching circuits.
|2 fast
|0 (OCoLC)fst01140635
|
700 |
1 |
|
|a Akashe, Shyam.
|
700 |
1 |
|
|a Mishra, Khusbou.
|
776 |
0 |
8 |
|i Print version:
|t Low power high speed CMOS multiplexer design
|z 9781634633222
|w (DLC) 2014044402
|w (OCoLC)896359257
|
830 |
|
0 |
|a Electrical engineering developments series.
|
856 |
4 |
0 |
|u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=948055
|z Texto completo
|
938 |
|
|
|a ProQuest Ebook Central
|b EBLB
|n EBL2081046
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 948055
|
994 |
|
|
|a 92
|b IZTAP
|