|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
EBSCO_ocn829713530 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr cnu---unuuu |
008 |
130311s2000 si a ob 000 0 eng d |
040 |
|
|
|a N$T
|b eng
|e pn
|c N$T
|d IDEBK
|d OCLCF
|d YDXCP
|d EBLCP
|d OCLCQ
|d AGLDB
|d OCLCQ
|d VTS
|d STF
|d AU@
|d M8D
|d UKAHL
|d OCLCQ
|d K6U
|d LEAUB
|d OCLCQ
|d OCLCO
|d OCLCQ
|
019 |
|
|
|a 853362113
|a 1086518795
|
020 |
|
|
|a 9789812792112
|q (electronic bk.)
|
020 |
|
|
|a 9812792112
|q (electronic bk.)
|
020 |
|
|
|z 9810244576
|
020 |
|
|
|z 9789810244576
|
029 |
1 |
|
|a DEBBG
|b BV043127338
|
029 |
1 |
|
|a DEBSZ
|b 421276975
|
029 |
1 |
|
|a GBVCP
|b 804305315
|
035 |
|
|
|a (OCoLC)829713530
|z (OCoLC)853362113
|z (OCoLC)1086518795
|
050 |
|
4 |
|a TK7874
|b .A3378 2000eb
|
072 |
|
7 |
|a TEC
|x 008060
|2 bisacsh
|
072 |
|
7 |
|a TEC
|x 008070
|2 bisacsh
|
082 |
0 |
4 |
|a 621.381
|2 22
|
049 |
|
|
|a UAMI
|
245 |
0 |
0 |
|a Advanced topics in microelectronics and system design /
|c editors, Giuseppe Ferla, Luigi Fortuna, Antonio Imbruglia.
|
260 |
|
|
|a Singapore ;
|a River Edge, NJ :
|b World Scientific,
|c ©2000.
|
300 |
|
|
|a 1 online resource (xii, 251 pages) :
|b illustrations
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
504 |
|
|
|a Includes bibliographical references.
|
588 |
0 |
|
|a Print version record.
|
505 |
0 |
|
|a Preface; Analog Layout Area Optimization; Introduction; Experimental Activity; Introduction; Automatic placement tools in ST Microelectronics; Software for areas evaluation; Conclusions; References; Analysis of a Flash Memory Device; Introduction; The Flash Memory Cell; CMOS memories; The MOSFET with a floating gate; Comparison between Flash EPROM and EEPROM memories; Programming and erasing mechanisms; Simulation and Verification Flow; The simulation tool: Powermill; Simulation flow and verification; Electrical and Functional Characteristics of the Device; General Characteristics.
|
505 |
8 |
|
|a Detailed description of signals. Bus operations; Command Interface; Read Operation; The Finite State Machine; Blocks Structure of the Device; Decoding; Pre-decoding and decoding of a column; The Read Path; Sense Amplifier; Program Operation; Instructions definition; Programming; The CUI; The internal microprocessor; The program algorithm; Device simulation; Erase Operation; Starting of the CUI state machine; The erase algorithm; Conclusions; References; VHDL Design, DFT, ATPG & Layout Implementation Service of a Digital Block for a DAC Converter; Introduction; Obtained Results.
|
505 |
8 |
|
|a VHDL Design, DFT & Layout Implementation Service ProjectVHDL Design of DB-DAC Module; Some words about VHDL & synthesis; DAC block description; Convolution algorithm implementation; ROM & RAM mappings; Our architecture of the OVERSAMPLER module; -RAM & ROM memory; -Address generator; -Pre-accumulator; -MAC (Multiplier and Accumulator); -Selector; -Sequencer; -Control Logic; DFT Implementation and ATPG of DB-DAC; Testing of integrated circuits; Fault models; Test pattern; Fault and test coverage; Automatic test patterns generation (ATPG); Design for testability; Scan-path methodology.
|
505 |
8 |
|
|a DFT Implementation flow for DB-DA CDFT Implementation and ATPG of DB-DAC; Scan chain insertion for DB-DAC; Test logic insertion for DB-DAC; Test pattern generation for DB-DAC; Chip Assembly and Layout Implementation; LVS results; Conclusions; References; Improving the ST20C2P Microprocessor: An Introduction; Introduction; The ST20 Microprocessor; Top level; Instruction representation; Instruction encoding; The instruction data value and prefixing; Primary Instruction; Secondary instructions; Grouping; C2P Pipeline Description; Improvement; IBuffer; Conclusions; References.
|
505 |
8 |
|
|a Actual Status and Possible Development for CHIMERA Readout and Control SystemIntroduction; The Detectors; The Cs(Tl) crystal; Detector diagnostic; The Electronic Chain; The acquisition system; The Trigger System; The timing circuit; Conclusions; References; Passive Component Modelling with HFSS; Introduction; HFSS-Electromagnetic Simulator Ansoft; Finite Element Method (FEM); Design Flow with HFSS; Draw; Setup Materials; Setup Boundaries / Source; Setup Solution; Post-Processor; HSB2 Technology; Application and Results; Microstrips in metal 3; Microstrip design with HFSS; Results; Conclusions.
|
520 |
|
|
|a This volume covers a wide area - from research topics to the design and improvement of integrated circuit devices, already existing or to be introduced to the market.
|
590 |
|
|
|a eBooks on EBSCOhost
|b EBSCO eBook Subscription Academic Collection - Worldwide
|
650 |
|
0 |
|a Microelectronics.
|
650 |
|
0 |
|a System design.
|
650 |
|
6 |
|a Microélectronique.
|
650 |
|
6 |
|a Conception de systèmes.
|
650 |
|
7 |
|a microelectronics.
|2 aat
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Digital.
|2 bisacsh
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Microelectronics.
|2 bisacsh
|
650 |
|
7 |
|a Microelectronics.
|2 fast
|0 (OCoLC)fst01019757
|
650 |
|
7 |
|a System design.
|2 fast
|0 (OCoLC)fst01141401
|
650 |
|
7 |
|a MICROELECTRONICS.
|2 nasat
|
650 |
|
7 |
|a SYSTEMS ENGINEERING.
|2 nasat
|
650 |
|
7 |
|a ELECTRONICS.
|2 nasat
|
700 |
1 |
|
|a Ferla, Giuseppe.
|
700 |
1 |
|
|a Fortuna, L.
|q (Luigi),
|d 1953-
|
700 |
1 |
|
|a Imbruglia, Antonio.
|
776 |
0 |
8 |
|i Print version:
|t Advanced topics in microelectronics and system design.
|d Singapore ; River Edge, NJ : World Scientific, ©2000
|z 9810244576
|w (DLC) 00048099
|w (OCoLC)46711088
|
856 |
4 |
0 |
|u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=532556
|z Texto completo
|
938 |
|
|
|a Askews and Holts Library Services
|b ASKH
|n AH24684993
|
938 |
|
|
|a ProQuest Ebook Central
|b EBLB
|n EBL1223874
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 532556
|
938 |
|
|
|a ProQuest MyiLibrary Digital eBook Collection
|b IDEB
|n cis25471724
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 10252797
|
994 |
|
|
|a 92
|b IZTAP
|